

A084022

LEVEL 1

NSWC TR 80-18

# PROGRAM DESIGN LANGUAGE ARCHITECTURE SPECIFICATION FOR THE AN/UYK-7 CENTRAL PROCESSOR


by

ALAN HYNSON

JAY MEYERS

CHARLES NAPLES

Strategic Systems Department



FEBRUARY 1980

Approved for public release; distribution unlimited.



NAVAL SURFACE WEAPONS CENTER

Dahlgren, Virginia 22448

Silver Spring, Maryland 20910

80 5 8 008

**NAVAL SURFACE WEAPONS CENTER  
Dahlgren, Virginia 22448**

**Paul L. Anderson, Capt., USN  
Commander**

## UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM
1. REPORT NUMBER 14 NSWC/TR-84-18	2. GOVT ACCESSION NO. AD-A084 021	3. RECIPIENT'S CATALOG NUMBER
PROGRAM DESIGN LANGUAGE ARCHITECTURE SPECIFICATION OF THE AN/UYK-7 CONTROL PROCESSOR for Central		4. TYPE OF REPORT & PERIOD COVERED Final Report
5. AUTHOR(S) 10 Alan J. Hynson Jay C. Meyers Charles J. Naples	6. CONTRACT OR GRANT NUMBER(S) 12 3.001	
7. PERFORMING ORGANIZATION NAME AND ADDRESS Naval Surface Weapons Center (K74) Dahlgren, VA 22448	8. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS NIF	
9. CONTROLLING OFFICE NAME AND ADDRESS Naval Surface Weapons Center (K74) Dahlgren, VA 22448	11	12. REPORT DATE February 1980
13. NUMBER OF PAGES 203	14. MONITORING AGENCY NAME & ADDRESS (if different from Controlling Office)	
15. SECURITY CLASS. (of this report) Unclassified		16. DECLASSIFICATION/DOWNGRADING SCHEDULE
16. DISTRIBUTION STATEMENT (of this Report) Approved for public release; distribution unlimited.		
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)		
18. SUPPLEMENTARY NOTES		
19. KEY WORDS (Continue on reverse side if necessary and identify by block number) Program Design Language (PDL); emulation, computer architecture, microprogramming, AN/UYK-7, central processor (CP)		
20. ABSTRACT (Continue on reverse side if necessary and identify by block number) The Univac AN/UYK-7 computer is the Navy's standard mainframe computer for medium and large scale applications. This report presents a Program Design Language (PDL) description of the AN/UYK-7 Central Processor (CP) architecture and is intended for use as a reference document.		
This PDL was used as a design specification for a microprogrammed emulation of the AN/UYK-7 Central Processor. This emulation has been (continued)		

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

validated through the successful execution of the ~~univer-~~ supplied AN/UYK-7  
Central Processor (CP) diagnostics and by an independent testing effort.

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

FOREWORD

This document contains a comprehensive description of the central processor architecture of the Navy Standard AN/UYK-7 computer. The architecture was described using a Program Design Language (PDL) supplied by Caine, Farber, and Gordon, Inc. As far as can be determined this document contains the most accurate description of the central processor of the AN/UYK-7 computer published to date.

The PDL was used in the development of a microprogrammed AN/UYK-7 central processor emulation on a Nanodata QM-1 computer. This emulation has been validated through the successful execution of the UNIVAC-supplied AN/UYK-7 CP diagnostics and by an independent testing effort.

The authors gratefully acknowledge the efforts of Henry Walker (SPERRY UNIVAC) and Marc Hubbard (Gun Fire Control Systems Branch, Combat Systems Department) for providing assistance in clarifying ambiguous UNIVAC documentation and verification of architectural questions on actual AN/UYK-7 hardware and Helen Fletcher for assistance in the preparation of this document.

This report was prepared in the Programming Systems Branch of the Computer Programming Division and reviewed by Hermon W. Thombs, Head, Programming Systems Branch.

Released by:



R. T. RYLAND, JR., Head  
Strategic Systems Department

Accession for	
NTIS GRUAR	
DDC TAB	
Unannounced	
Justification _____	
By _____	
Distribution _____	
Availability Codes _____	
Dist	Aval and/or special

NSWC AN/UYK-7 (CP)  
TABLE OF CONTENTS

TABLE OF CONTENTS

24 DEC 70 PAGE 1.001

AN/UYK-7 CP SEQUENCES	2
CP MAIN LOOP	3
I_SEQUENCE	4
INTERRUPT_SCAN	5
DECODE	6
DECODE_PHASE_TWO	7
INTERRUPT_SEQUENCE	8
REPEAT_SEQUENCE	9
CP SUPPORT ROUTINES LEVEL I	10
GENERATE_SYNCHRONOUS_INTERRUPT	11
GET_ISC	12
JUMP_ADDRESS	13
OP_READ	14
OP_STORE	15
CP SUPPORT ROUTINES LEVEL II	16
BPP_CHECK	17
IA_SEQUENCE	18
MEMORY_READ	19
SPR_CHECK	20
CP INSTRUCTION SUPPORT ROUTINES	21
CP/I/O/C_CLOCK_COMMUNICATIONS	22
DO_JUMP	23
GET_SHIFT_AMOUNT	24
HALF-WORD_TOGGLE	25
REPLACE_CHECK	26
_REPLACE	27
UPDATE_REPLACE	28
SET_CDL	29
SET_CDL2	30
CP UTILITY Routines	31
ADD_S	32
GET_ARES	33
GET_BRES	34
GET_SPEC	35
PUT_ARES	36
PUT_BRES	37
PUT_SPEC	38
FLOATING POINT SUBROUTINES	39
FLOATING_ADC_SUBTRACT_HEADER	40
FLOATING_OVERFLOW	41
FLOATING_NORMALIZE	42
FLOATING_ROUND	43
ROUND_UP	44
DIVIDE_COMPARE	45
FLOATING_POINT_END	46

AN/UTK-7 (ICP)  
TABLE OF CONTENTS

14 DEC 79 PAGE 1-002

CP INSTRUCTION SET

-OR	47
-SC	49
-NS	50
-NOR	51
-ALP	52
-LLP	53
-CNT	54
-RR	55
-SLP	56
-SSUM	57
-SDIF	58
-DS	59
-TSF	60
-DL	61
-DA	62
-DC	63
-LAMP	64
-FA	65
-FAN	66
-FM	67
-FD	68
-XS	69
-TPI	70
-AEI	71
-LIN	72
-IO	73
-TR	74
-PP	75
-LA	76
-LIS	77
-LDIF	78
-ANA	79
-AA	80
-LSUM	81
-LNA	82
-LNW	83
-LIS	84
-AB	85
-ANS	86
-SS	87
-SA	88
-SXA	89
-R1	90
-R2	91
-SM	92
-S2	93
-RA	94
-RI	95
-R0	96
-RMUL	97
-RDIV	98
-BC	99
-CXL	100
-C	101

-CL	192
-CH	103
-CG	104
-JEP	105
-DJZ	106
-DJN2	107
-FSI	108
-LBJ	109
-JBN2	110
-JS	111
-JL	112
-JS3G	113
-MLC-60	114
-MLC-61	115
-MLC	116
-HDLC	117
-HSF	118
-HDF	119
-HCP	120
-HDGP	121
-HGR	122
-HM	123
-HO	124
-HBT	125
-DL_SORT	126
-HLB	127
-HC	128
-HCL	129
-HCH	130
-HCB	131
-HSIN	132
-HSTC	133
-MPI	134
-H776	135
	136
	137
	138
	139
	140
	141
	142
	143
	144
	145
	146
	147
DISTRIBUTION	147
DISTRIBUTION LIST (GOVERNMENT INSTALLATIONS)	148
DISTRIBUTION LIST (GOVERNMENT INSTALLATIONS CONTINUED)	149
DISTRIBUTION LIST (PRIVATE INDUSTRY)	150
DISTRIBUTION LIST (LOCAL)	151
REFERENCES	152
REFERENCES	153

N5MC AN/UYK-7 (CPI  
TABLE OF CONTENTS

	14 DEC 70	PAGE
DATA INDEX .....	.....	154
FLOW SEGMENT INDEX .....	.....	155

MSAC

AN/URK-7 (CP)

24 DEC 74 PAGE 2

- \* AN/URK-7 CP STANDARDS
- \* AN/URK-7 CP TESTS

## CP MAIN LOOP ..MAIN LOOP FOR AN/UYK-7 CENTRAL PROCESSOR

```

REF PAGE
14   * 1  DC FOREVER --LOOP THROUGH INSTRUCTION, INDIRECT ADDRESS, OPERAND & INTERRUPT SEQUENCES.
15   * 2  IF -STEP SET, THEN
16   * 3  SUSPEND LOOPING UNTIL RESTARTED
17   * 4
18   * 5  IF ASR(13,1) =CLASS IS LOGOUT SET" .OR.
19   * 6  ASR(11,1) =INTERRUPT BASE REGISTERS SELECTED" .OR.
20   * 7  ASR(9,1) =MEMORY LOGOUT INHIBIT SET", THEN
21   * 8  DISABLE SPR_CHECKS
22   * 9
23   * 10  ENABLE SPR_CHECKS
24   * 11
25   * 12  IF NOT REPEAT_IN_PROGRESS, THEN
26   * 13  CLEAR MEMORY_STORE_INDICATOR -- THIS INDICATOR IS SET BY INSTRUCTIONS
27   * 14  ..THAT STORE INTO MEMORY. IT IS USED IN THE REPEAT TERMINATION LOGIC.
28   * 15  CALL I_SEQUENCE --FETCH INSTRUCTION, PERFORM BREAKPOINT & SPR CHECKS.
29   * 16
30   * 17  IF INTERRUPT_SCAN_INHIBIT CLEAR, THEN
31   * 18  CALL INTERRUPT_SCAN --CHECK FOR ASYNCHRONOUS INTERRUPTS.
32   * 19
33   * 20  CALL _DECODE ..EXECUTE INSTRUCTION INDICATED BY OPCODE FUNCTION DESIGNATORS.
34   * 21  IF REPEAT_IN_PROGRESS, THEN
35   * 22  CALL REPEAT_SEQUENCE --PERFORM REPEAT TERMINATION LOGIC.
36   * 23
37   * 24  IF ASR(15,1) =LOWER HALF-BWORD INSTRUCTION", THEN
38   * 25  SET INTERRUPT_SCAN_INHIBIT ..DON'T ALLOW ASYNCHRONOUS INTERRUPTS
39   * 26  ..BETWEEN HALF-BWORD INSTRUCTIONS.
40   * 27
41   * 28  ELSE
42   * 29  CLEAR INTERRUPT_SCAN_INHIBIT
43   * 30
44   * 31  IF CP_MONITOR_CLOCK_POSITIVE (I.E. >0), THEN
45   * 32  DECREMENT CP_MONITOR_CLOCK EACH 1/1024 SECOND
46   * 33  IF CP_MONITOR_CLOCK NEGATIVE, THEN
47   * 34  GENERATE CP_MONITOR_CLOCK_INTERRUPT TO BE DETECTED BY INTERRUPT_SCAN
48   * 35
49   * 36
50   * 37  ENDIF

```

I\_SEQUENCE

REF	PAGE	CODE
56	*	1 MOVE THE NEXT INSTRUCTION FROM MEMORY INTO THE U REGISTER.
57	*	2 ••PERFORM APPROPRIATE BREAKPOINT AND SOFTWARE PROTECTION REGISTER (SPR) CHECKS.
59	*	3 32_REG(3) = P(0) - ASRC(15). ••THE PROPER DISPLACEMENT TO THE NEXT INSTRUCTION.
61	*	4 ••REFETCH U ON A LOWER HALF-WORD SINCE A SYNCHRONOUS INTERRUPT MAY
62	*	5 ••HAVE BEEN PROCESSED SINCE EXECUTION OF THE UPPER HALF-WORD INSTRUCTION.
64	*	6 32_REG(1) = 32_REG(3) ••GET TEMPORARY COPY OF DISPLACEMENT.
65	*	7 CALL ADD_S (P(S), 32_REG(1)). ••CONDITIONALLY ADD IN S REGISTER.
66	*	8 IF ASRC(15,1) > 0 ••NOT EXECUTING LOWER HALF OF INSTRUCTION, THEN
67	*	9 CALL APP_CHECK (32_REG(1), INSTRUCTION ADDRESS) ••CHECK FOR BREAKPOINT.
68	*	10 ENDIF
69	*	20 * 11 CALL SPR_CHECK (P(S)) INSTRUCTION EXECUTE, "P=0", 32_REG(3))
70	*	12 CALL MEMORY_READ (32_REG(1), U, P(S), INSTRUCTION, "P=0")
71	*	13 IE ASRC(15,1) SET "EXECUTING LOWER HALF-WORD INSTRUCTION", THEN
72	*	14 UU := UL ••SHIFT LOWER HALF-WORD INSTRUCTION
73	*	15 ENDIF
74	*	16 CLEAR EXECUTE_REMOTE_IN_PROGRESS
75	*	17 CLEAR CHARACTER_ADDRESSING_OVERRIDE
76	*	18 CLEAR SPR_PRIVILEGED_INSTRUCTION ••ASSUME NO SPECIAL PRIVILEGED INSTRUCTION CHECKS
78	*	19 PC(3) = 32_REG(3)+1 ••INCREMENT P TO NEXT INSTRUCTION ADDRESS.
79	*	20 DEFINE INSTRUCTION_FORMAT_INDICATOR ••I.E. I, II, III, OR IV.
80	*	21 JE REPEAT_PENDING, THEN
81	*	22 IE INSTRUCTION_REPEATABLE (AS PER REPERTOIRE CARD), THEN
82	*	23 SET REPEAT_IN_PROGRESS
83	*	24 CLEAR REPEAT_PENDING
84	*	25 SET SPR_PRIVILEGED_INSTRUCTION ••ALL REPEATED INSTRUCTIONS PRIVILEGED WHEN
86	*	26 ••SPR(16,1) SET "INTERRUPT_BES FOR INDIRECT ADDRESSING" AND INDIRECT ADDRESSING.
88	*	27 IE EC>UL>SS "CMP REFERENCE INSTRUCTION" ••DON'T ALLOW DETECTION OF ASYNCHRONOUS INTERRUPTS
89	*	28 SET INTERRUPT_SCAN_INHIBIT ••WHEN REPEATING A CMR REFERENCE INSTRUCTION.
91	*	29 ENDIF
92	*	30 ENDIF
93	*	31 ELSE
94	*	32 CLEAR REPEAT_PENDING
95	*	33 ABORT THE INSTRUCTION
96	*	34 ENDIF
97	*	35 RETURN
98	*	36



## \_DECODE

```

*   1   ** DECODE INSTRUCTION IN U BASED 1 U(F). SOME INSTRUCTIONS REQUIRE
*   2   ** SUBFUNCTION FIELDS (SEE DECODE_HASE_TWO).
*   3   IF U(S)=7 .AND. ASR(B,1)=1 .AND. C_NCT. (OMP INSTRUCTION) .AND. TASK
*   4   MODE, THEN
*   5   CALL GENERATE_SYNCHRONOUS_INTERRUPT
*   6   (*P=1, PRIVILEGED INSTRUCTION, JUMPY_CODE) .ABORT INSTRUCTION.
*   7   ENDIF
*   8
*   9   DC CASE U(F) CORRESPONDING TO THE FOLLOWING TABLE
* 10
* 11   ILLEGAL,          F01,      F02,      F03,      F05,      F06,      F07,
* 12   -LAD,      -LDIF,      -LAA,      -AAA,      -LSUP,      -LNA,      -LR,
* 13   -LA,       -LXB,      -LBB,      -LMM,      -SB,      -SA,      -SAB,
* 14   -LB,       -LB,      -LBB,      -LMM,      -SB,      -SA,      -SAB,
* 15   ILLEGAL,      ILLEGAL,      -B2_BS,      -B2_BS,      -PA,      -PA,
* 16   -SC,      -SC,      -SC,      -SC,      -SC,      -SC,      -SC,
* 17   -M,       -D,      -BC,      -CIL,      -C,      -CL,      -CG,
* 18   -FC,      -FS1,      FS2,      FS3,      -LCT,      -LCI,      -SCI,
* 19   HSC_BG,      HLC_61,      -HLC,      -HLC,      -HBL,      -HPS,
* 20   F70,      F71,      ILLEGAL,      ILLEGAL,      F74,      ILLEGAL,      F77
* 21   ENDCG
* 22   ILLEGAL
* 23   CALL GENERATE_SYNCHRONOUS_INTERRUPT
* 24   (*P=1, CP ILLEGAL INSTRUCTION, JUMPY_CODE) .ABORT INSTRUCTION.
* 25
* 26
* 27
* 28
* 29
* 30
* 31
* 32

```

NSWC

AN/UYK-7 (CP)  
AN/UYK-7 CP SEQUENCES

DECODE\_PHASE\_TWO

14 DEC 79 PAGE 7

\*\*\*\*\*  
\* 1 NOTE: \_\_\_\_\_ -> ILLEGAL INSTRUCTION.  
\* 2  
174 \* 3 F01 \* DO CASE U(F2) CORRESPONDING TO THE FOLLOWING TABLE  
175 \* 4 \* \_Dg, \_SC, \_MS, \_XOp, \_ALP, \_MLP, \_LLP, \_LPP  
176 \* 5 F02 \* DO CASE U(F2) CORRESPONDING TO THE FOLLOWING TABLE  
177 \* 6 \* \_CNT, \_\_\_\_\_, \_XP, \_IPt, \_SLP, \_SSUM, \_SDIF, \_DS  
178 \* 7 F03 \* DO CASE U(F2) CORRESPONDING TO THE FOLLOWING TABLE  
179 \* 8 \* \_RQP, \_RSC, \_RMS, \_RXR, \_PALP, \_RLP, \_RMLP, \_TSF  
180 \* 9 F04 \* CC CASE U(F2) CORRESPONDING TO THE FOLLOWING TABLE  
181 \* 10 \* \_DL, \_EA, \_DAN, \_DC, \_LMP, \_\_\_\_\_, \_\_\_\_\_  
182 \* 11 F05 \* CC CASE U(F2) CORRESPONDING TO THE FOLLOWING TABLE  
183 \* 12 \* \_FA, \_FAM, \_FM, \_FO, \_FAR, \_FANR, \_FOP  
184 \* 13 F06 \* DO CASE U(F2) CORRESPONDING TO THE FOLLOWING TABLE  
185 \* 14 \* \_FA, \_FAM, \_FM, \_FO, \_FAR, \_FANR, \_FOP  
186 \* 15 F07 \* DO CASE U(F2) CORRESPONDING TO THE FOLLOWING TABLE  
187 \* 16 \* \_AEI, \_PEI, \_LIP, \_ID, \_IR, \_RP, \_\_\_\_\_  
188 \* 17 F08 \* DO CASE U(A=2,1) CORRESPONDING TO THE FOLLOWING TABLE  
189 \* 18 F09 \* DO CASE U(F3) CORRESPONDING TO THE FOLLOWING TABLE  
190 \* 19 \* \_F070, \_AEI, \_PEI, \_LIP, \_ID, \_IR, \_RP, \_\_\_\_\_  
191 \* 20 F10 \* DO CASE U(F3) CORRESPONDING TO THE FOLLOWING TABLE  
192 \* 21 \* \_MS, \_IFI  
193 \* 22 F11 \* DO CASE U(F3) CORRESPONDING TO THE FOLLOWING TABLE  
194 \* 23 F12 \* DO CASE U(F3) CORRESPONDING TO THE FOLLOWING TABLE  
195 \* 24 F13 \* DO CASE U(F3) CORRESPONDING TO THE FOLLOWING TABLE  
196 \* 25 F14 \* DO CASE U(F3) CORRESPONDING TO THE FOLLOWING TABLE  
197 \* 26 F15 \* DO CASE U(F3) CORRESPONDING TO THE FOLLOWING TABLE  
198 \* 27 F16 \* DO CASE U(F3) CORRESPONDING TO THE FOLLOWING TABLE  
199 \* 28 F17 \* DO CASE U(F3) CORRESPONDING TO THE FOLLOWING TABLE  
200 \* 29 F18 \* DO CASE U(F3) CORRESPONDING TO THE FOLLOWING TABLE  
201 \* 30 F19 \* DO CASE U(F3) CORRESPONDING TO THE FOLLOWING TABLE  
202 \* 31 F20 \* DO CASE U(F3) CORRESPONDING TO THE FOLLOWING TABLE  
203 \* 32 F21 \* DO CASE U(F3) CORRESPONDING TO THE FOLLOWING TABLE  
204 \* 33 F22 \* DO CASE U(F3) CORRESPONDING TO THE FOLLOWING TABLE  
205 \* 34 F23 \* DO CASE U(F3) CORRESPONDING TO THE FOLLOWING TABLE  
206 \* 35 F24 \* DO CASE U(F3) CORRESPONDING TO THE FOLLOWING TABLE  
207 \* 36 F25 \* DO CASE U(F3) CORRESPONDING TO THE FOLLOWING TABLE  
208 \* 37 F26 \* DO CASE U(F3) CORRESPONDING TO THE FOLLOWING TABLE  
209 \* 38 F27 \* DO CASE U(F3) CORRESPONDING TO THE FOLLOWING TABLE  
210 \* 39 F28 \* DO CASE U(F3) CORRESPONDING TO THE FOLLOWING TABLE  
211 \* 40 F29 \* DO CASE U(F3) CORRESPONDING TO THE FOLLOWING TABLE  
212 \* 41 F30 \* DO CASE U(F3) CORRESPONDING TO THE FOLLOWING TABLE  
213 \* 42 F31 \* DO CASE U(F3) CORRESPONDING TO THE FOLLOWING TABLE  
214 \* 43 F32 \* DO CASE U(F3) CORRESPONDING TO THE FOLLOWING TABLE  
215 \* 44 F33 \* DO CASE U(F3) CORRESPONDING TO THE FOLLOWING TABLE  
216 \* 45 F34 \* DO CASE U(F3) CORRESPONDING TO THE FOLLOWING TABLE  
\*\*\*\*\*

## INTERRUPT\_SEQUENCE (\_CLASS, \_ISCI)

REF

PAGE

```

210   * 1   ** P MODIFICATION PERFORMED PRIOR TO ENTRY.
211   * 2   . THERE IS NO PROVISION FOR POWER TOLERANCE INTERRUPTS (I.E.
212   * 3   . NEVER OCCUR, THUS NEVER HANDLED) IN THIS EMULATION.
213   * 4   . (1) - CLASS - THE CLASS (LEVELS) OF INTERRUPT BEING PROCESSED.
214   * 5   . (2) - ISCI - INTERRUPT STATUS CODE ASSOCIATED WITH THIS INTERRUPT.
215   * 6   ASP -> CPR (0P1350 + 4* _CLASS) ** SAVE ACTIVE STATUS REGISTEP.
216   * 7   ISCI -> CCR (0P1360 + 4* _CLASS) ** SAVE INTERRUPT STATUS CODE.
217   * 8   P -> CMP (0P1370 + 4* _CLASS) **SAVE PROGRAM COUNTER.
218   * 9   DO CASE -CLASS OF
219   * 10  * MUST BE NON-OWNER TOLERANCE (SEE COMMENT ABOVE).
220   * 11  ASR(19,20) := ASR(19,20)+0P07600 ** LEAVE CP10. SET STATE I, CLASS I, III LOCKOUTS.
221   * 12  *SET INTERRUPT S-B SELECTS, MEMORY LOCKOUT INHIBIT & LBPP ENABLE AND BOOTSTRAP.
222   * 13  PSJ := 7: P(D) := 0 **FORCE NMDP SWITCHER ACTIVATION.
223   * 14
224   * 15  \T1\ ASR(19,20) := ASR(19,20)+0P0402000 ** LEAVE CP10, CLASS I,LOCKOUTS,
225   * 16  .AND BUGGISTRAP BITS UNCHANGED.
226   * 17  ASR(19,20) := ASR(19,20)+0C'137400' **SET STATE II,CLASS II,III LOCKOUTS.
227   * 18  .SET INTERRUPT S-B SELECTS, MEMORY LOCKOUT INHIBIT & LBPP ENABLE.
228   * 19  IE AUTO RECOVERY S-B SELECTED .AND. _ISC-B'001C, "ILLEGAL INSTRUCTION", THEN
229   * 20  ASR(7,1) := 1 **SET MUDISTRAP MODE.
230   * 21  P(SJ) := 7: P(D) := 1 + 8001STRAP_SWITCH SETTING **I.E. 1,2,OR 3
231   * 22
232   * 23  ELSE P:= CMR(0*164*) ..CLASS II ICW.
233   * 24  ENDIF
234   * 25  \T1\ ASR(19,20) := ASR(19,20)+0P0602000 ** LEAVE CP10, CLASS I & II LOCKOUT,
235   * 26  .AND BUGGISTRAP BITS UNCHANGED.
236   * 27  ASR(19,20) := ASR(19,20)+0C'417400' **SET STATE III, CLASS III LOCKOUT.
237   * 28  .SET INTERRUPT S-B SELECTS, MEMORY LOCKOUT INHIBIT & LBPP ENABLE.
238   * 29  P := CPP(C156*) ..CLASS IV ICW.
239   * 30
240   * 31
241   * 32  ASR(19,20) := ASR(19,20)+A.0*70200 ** LEAVE CP10, BOOTSTRAP BIT AND LOCKOUTS UNCHANGED.
242   * 33  ASR(19,20) := ASR(19,20)+0*20700 **SET STATE IV.
243   * 34  .SET INTERRUPT S-B SELECTS, MEMORY LOCKOUT INHIBIT & LBPP ENABLE.
244   * 35  P := CPP(C156*) ..CLASS IV ICW.
245   * 36  ENDCD -END CASE.
246   * 37  RETURN ..TO END OF MAIN LOOP (ABORTING INSTRUCTION).

```

REPEAT\_SEQUENCE

```

REF   PAGE
     *   1
     *   2   ** PERFORM TERMINATION LOGIC.
     *   3   B(17) := B(17) - 1. DECREMENT REPEAT_COUNTER.
     *   4   BIU(B) := BIU(B) + REPEAT_SV **INCREMENT B REGISTER WITH SY FIELD OF REPEAT_INSTRUCTION
     *   5   IF B(17) = 0 THEN
     *       CLEAR_REPEAT_IN_PROGRESS_INDICATION
     *   6   ELSE **CHECK REPEAT_TERMINATION CONDITIONS (OTHER THAN B(17)=0).
     *       IF (U(31,6)>42 .AND. U(31,6)<50) .OR. (U(31,6)>030 .AND. U(22,3)=7) "TSF", THEN --A
     *           COMPARE_INSTRUCTION.
     *           DQ CASE REPEAT_A(B(4)) OF
     *               V0 IF ASR(2,1)=0 "<>" THEN CLEAR_REPEAT_IN_PROGRESS ENDIF
     *               V1 IF ASR(2,1)=1 "<>" THEN CLEAR_REPEAT_IN_PROGRESS ENDIF
     *               V2 IF ASR(2,2)=0'01' "<>" THEN CLEAR_REPEAT_IN_PROGRESS ENDIF
     *               V3 IF ASR(1,1)=1 "<>" THEN CLEAR_REPEAT_IN_PROGRESS ENDIF
     *               V4 IF ASR(1,1)=0 "<>" THEN CLEAR_REPEAT_IN_PROGRESS ENDIF
     *               V5 IF ASR(2,1)=1 .OR. ASR(1,1)=0 "<>" THEN CLEAR_REPEAT_IN_PROGRESS ENDIF
     *               V6 IF ASR(2,1)=1 "OUT OF LIMITS", THEN CLEAR_REPEAT_IN_PROGRESS ENDIF
     *               V7 IF ASR(0,1)=0 "WITHIN LIMITS", THEN CLEAR_REPEAT_IN_PROGRESS ENDIF
     *           ENDQ CASE REPEAT_A(B(4)) OF
     *               V0 IF REPEAT_ACCUMULATOR >>0, THEN CLEAR_REPEAT_IN_PROGRESS ENDIF
     *               V1 IF REPEAT_ACCUMULATOR =0, THEN CLEAR_REPEAT_IN_PROGRESS ENDIF
     *               V2 IF REPEAT_ACCUMULATOR >>0, THEN CLEAR_REPEAT_IN_PROGRESS ENDIF
     *               V3 IF REPEAT_ACCUMULATOR =0, THEN CLEAR_REPEAT_IN_PROGRESS ENDIF
     *               V4 CASE 4 IMPLIES DO NOT TERMINATE
     *               V5 IF REPEAT_ACCUMULATOR EVEN PARITY .AND. MEMORY_STORE_INDICATOR, THEN CLEAR
     *                   REPEAT_IN_PROGRESS ENDIF
     *               V6 IF REPEAT_ACCUMULATOR ODD PARITY .AND. MEMORY_STORE_INDICATOR, THEN CLEAR
     *                   REPEAT_IN_PROGRESS ENDIF
     *               V7 CASE 7 IMPLIES DO NOT TERMINATE
     *           ENDQ CASE REPEAT_A(B(4)) OF
     *               V0 IF REPEAT_IN_PROGRESS ENDIF
     *               V1 IF REPEAT_IN_PROGRESS ENDIF
     *               V2 IF REPEAT_IN_INTERRUPT_SCAN_INHIBIT=1 INDICATOR
     *           ENDQ CASE REPEAT_A(B(4)) OF
     *               V0 IF REPEAT_IN_INTERRUPT_SCAN_INHIBIT=0 INDICATOR
     *           ENDQ ..END CASE.
     *       ENDIF
     *   ENDIF
     *   263   * 19
     *   264   * 20
     *   265   * 21
     *   266   * 22
     *   267   * 23
     *   268   * 24
     *   269   * 25
     *   270   * 26
     *   271   * 27
     *   272   * 28
     *   273   * 29
     *   274   * 30
     *   275   * 31
     *   276   * 32
     *   277   * 33
     *   278   * 34
     *   279   * 35
     *   280   * 36
     *   281   * 37
     *   282   * 38
     *   283   * 39
     *   284   * 40
     *   285   * 41
     *   286   * 42
     *   287   * 43
     *   288   * 44
     *   289   * 45
     *   290   * 46
     *   291   * 47
     *   292   * 48
     *   293   * 49
     *   294   * 50
     *   295   * 51
     *   296   * 52
     *   297   * 53
     *   298   * 54
     *   299   * 55
     *   300   * 56
     *   301   * 57
     *   302   * 58
     *   303   * 59
  
```

MSMC

AN/UYK-7 (CP)

14 DEC 79 PAGE 10

\* CP SUPPORT ROUTINES LEVEL 1 \*

.....

GENERATE\_SYNCHRONOUS\_INTERRUPT (P\_PMODIFICATION, \_INTERRUPT, \_CODE)

REF

PAGE

```

*   1   ** GENERATE THE APPROPRIATE SYNCHRONOUS INTERRUPT, BUILD THE INTERRUPT STATUS CODE (ISC).
308   *   2   **AND MODIFY PROGRAM COUNTER FOR STORAGE AS INDICATED.
309   *   3   **CURRENT INSTRUCTION IS ABORTED WHETHER OR NOT THE INTERRUPT IS ACTUALLY GENERATED.
311   *   4   ** (1) P_MODIFICATION - P REGISTER MODIFICATION VALUE.
312   *   5   ** (2) -INTERRUPT - INTERRUPT INFORMATION.
313   *   6   ** (3) -CODE - INFORMATION FOR ISC GENERATION (MEMORY BANK, IDC#, ETC.).
```

315 \* 7 IF -INTERRUPT IS A CLASS II, THEN

316 \* 8 \*\*CLASS "I" -CLASS INDICATOR FOR INTERRUPT SEQUENCE.

317 \* 9 \*\*IF ASR(4,1) =CLASS "I" LOCKED OUT", THEN

318 \* 10 \*\*RETURN -"TO MAIN LOOP (LOCKED OUT IMPLIES NO INTERRUPT GENERATED).

319 \* 11 ENDIF

320 \* 12 ELSE

321 \* 13 \*\*IF -INTERRUPT IS A CLASS III, THEN

322 \* 14 \*\*CLASS "II" -CLASS INDICATOR FOR INTERRUPT SEQUENCE.

323 \* 15 \*\*IF ASR(5,1) =CLASS II LOCKED OUT", THEN

324 \* 16 \*\*RETURN -"TO MAIN LOOP (LOCKED OUT IMPLIES NO INTERRUPT GENERATED).

325 \* 17 ENDIF

326 \* 18 ELSE \*\*MUST BE CLASS IV IN ISR SINCE THERE ARE NO CLASS III SYNCHRONOUS INTERRUPTS.

327 \* 19 \*\*CLASS "IV" -CLASS INDICATOR FOR INTERRUPT SEQUENCE.

328 \* 20 \*\*NOTE: THE CLASS IV INTERRUPT (REI) IS NEVER LOCKED OUT.

329 \* 21 ENDIF

330 \* 22 ENDIF

331 \* 23 DO CASE -INTERRUPT OF

332 \* 24 \*\*OP MEMORY RESUME, ISC = B'00000" -CODE = MEMORY BANK NUMBER (0-15).

333 \* 25 \*\*VOC COMMAND RESUME, ISC = B'00000001" -CODE = IOC NUMBER.

334 \* 26 \*\*INSTRUCTION MEMORY RESUME, ISC = B'00000010" -CODE = MEMORY BANK NUMBER (0-15).

335 \* 27 \*\*VOC INTERRUPT CODE RESUME, ISC = B'00000010" -CODE = IOC NUMBER.

336 \* 28 \*\*FLOATING POINT ERROR, ISC = B'00001" -CODE = IOC NUMBER.

337 \* 29 \*\*CP ILLEGAL INSTRUCTION ERROR, ISC = B'000001" -CODE = IOC NUMBER.

338 \* 30 \*\*PRIVILEGED INSTRUCTION ERROR, ISC = B'000011" -CODE = IOC NUMBER.

339 \* 31 \*\*OPERAND READ OR INDIRECT ADDRESSING ISC = B'00101" -CODE = IOC NUMBER.

340 \* 32 \*\*OPERAND WRITE, ISC = B'10010" -CODE = IOC NUMBER.

341 \* 33 \*\*OPERAND LIMIT, ISC = B'10100" -CODE = IOC NUMBER.

342 \* 34 \*\*INSTRUCTION BREAKPOINT MATCH, ISC = B'10110" -CODE = IOC NUMBER.

343 \* 35 \*\*INSTRUCTION EXECUTE, ISC = B'11011" -CODE = IOC NUMBER.

344 \* 36 \*\*INSTRUCTION LIMIT, ISC = B'11100" -CODE = IOC NUMBER.

345 \* 37 \*\*REI, ISC = B'0110" -CODE = IOC NUMBER.

346 \* 38 \*\*REI, ISC = B'0110" -CODE = IOC NUMBER.

347 \* 39 ENDIF -END CASE.

348 \* 40 DO CASE -MODIFY PROGRAM COUNTER FOR INTERRUPT STORAGE.

349 \* 41 \*\*REPEAT\_PENDING, P = 1 -REEXECUTE REPEAT.

350 \* 42 \*\*REPEAT\_IN\_PROGRESS, P = 2 -REEXECUTE REPEAT.

351 \* 43 ELSE

352 \* 44 \*\*P = P-P\_MODIFICATION -SO PROPER RETURN CAN BE MADE.

353 \* 45 ENDDO -END CASE.

354 \* 46 CALL INTERRUPT\_SEQUENCE (CLASS, ISC)

355 \* 47 RETURN

AN/UVK-7 (CP)  
CP SUPPORT ROUTINES LEVEL 1

## GET\_ISC\_I\_CLASS, REF \_CODEI

REF  
PAGE

```

*   1   ** ACQUIRE INTERRUPT STATUS CODE (ISC) FROM APPROPRIATE IOC AND ADD
*   2   ** IOC NUMBER IN BITS 9 & 0 BEFORE RETURNING (ISC) TO CALLER. SHOULD
*   3   ** THE IOC RETURN AN INVALID ISC, THIS FACT MUST BE CONVEYED TO THE CALLER.
*   4   ** (1) - CLASS - INTERRUPT LEVEL (1 OR 3) OF CONCERN.
*   5   ** (2) - CODE - ISC RECEIVED FROM IOC AND RETURNED TO CALLER.
*   6   DETERMINE IOC # CAUSING INTERRUPT
*   7   RECOGNIZE RECEIPT OF INTERRUPT BY MAKING AN IOC REQUEST ON IOC_#  

*   8   SEND INTERRUPT CLASS DESIGNATOR (CLASS) VIA Q_BUS
*   9   WAIT UNTIL IOC ACQUIRES CLASS INDICATOR
*  10  RECEIVE ISC FROM IOC_# ACROSS Q_BUS
*  11  REACTIVATE CLASS(I_CLASS) INTERRUPT LINE
*  12  CODE != IOC_# .CON. ISC == 2-BIT IOC # CONCATENATED WITH 8-BIT ISC (POSSIBLY INVALID).
*  13  RETURN

```

NSWC ANS/UK-7 (CP)  
CP SUPPORT ROUTINES LEVEL 1

14 DEC 79 PAGE 13

JUMP\_ADDRESS(M\_DISPLACEMENT, REF\_OPERAND\_S, REF\_OPERAND\_DISPLACEMENT)

REF  
PAGE

378    e 1    \*\* CALLED BY JUMP TYPE INSTRUCTIONS. FINDS THE "JUMP TO" ADDRESS AND  
379    e 2    \*\* PERFORMS BREAKPOINT AND SPR CHECKS.  
380    e 3    -- (1) M\_DISPLACEMENT - 0/1 FOR OP1/OP2 SEQUENCE RESPECTIVELY.  
381    e 4    -- (2) OPERAND\_S - THE BASE REGISTER PORTION OF THE ADDRESS.  
382    e 5    -- (3) OPERAND\_DISPLACEMENT - THE 16-BIT DISPLACEMENT PORTION OF THE ADDRESS.  
383    e 6    IF UC(1) "INDIRECT ADDRESSING", THEN .DO CASCADING.  
384    e 7    CALL IA-SEQUENCE (OPERAND\_S, OPERAND\_DISPLACEMENT, DUM\_C, DUM\_C1, DUM\_P, DUM\_MASK)  
385    e 8    .DUMY\_C, P, MASK SINCE CHARACTER ADDRESSING HAS NO MEANING FOR JUMP INSTRUCTIONS.  
386    e 9    OPERAND\_DISPLACEMENT == OPERAND\_DISPLACEMENT + M\_DISPLACEMENT  
387    e 10    ELSE  
388    e 11    OPERAND\_DISPLACEMENT == UC(Y) + BLU(B)(15) + M\_DISPLACEMENT  
389    e 12    OPERAND\_S = UC(S)  
390    e 13    ENDIF  
391    e 14    32\_REG(1) = OPERAND\_DISPLACEMENT .GET COPY FOR USE IN CHECKING.  
392    e 15    CALL SPR\_CHECK (OPERAND\_S, INSTRUCTION\_EXECUTE, "P-"), OPERAND\_DISPLACEMENT .ECP(66).  
393    e 16    CALL ADD\_S (OPERAND\_S, 32\_REG(1)) .COMPUTE FINAL (ABSOLUTE) ADDRESS.  
394    e 17    CALL MEMORY\_READ (32\_REG(1), DUMMY, OPERAND\_S, "P-1") .CHECK FOR OPERAND MEMORY RESUME.  
395    e 18    CALL SPR\_CHECK (32\_REG(1), OPERAND) .CHECK FOR OPERAND BREAKPOINT.  
396    e 19    RETURN  
401    e

## OP\_READ (REF 32\_REG, M\_DISPLACEMENT)

```

REF   PAGE *****
      * 1   ** DETERMINE OPERAND ADDRESS FROM U REGISTER USING I, K, S, Y & INDICATORS.
403   * 2   ** TRANSFER THE 32-BIT OPERAND (AS DETERMINED BY OPERAND TYPE) TO THE REGISTER SUPPLIED BY CALLER.
405   * 3   ** 32_REG = 32-BIT REFERENCE REGISTER.
407   * 4   ** (1) M_DISPLACEMENT - O/P FOR OP1/O/P2 SEQUENCE RESPECTIVELY.
408   * 5   ** IF U(I) = INDIRECT ADDRESSING, THEN
409   * 6   CALL IA_SEQUENCE DESIGNATOR, Y, C1, C2, P, _MASK) **FIND FINAL OPERAND ADDRESS VALUES.
410   * 7   OPERAND_DISPLACEMENT = OPERAND_DISPLACEMENT + M_DISPLACEMENT
412   * 8   ELSE **COMPUTE FINAL OPERAND ADDRESS VALUES.
413   * 9   Y = U(Y)>BUILD(15) .ADD DISPLACEMENT AND INDEX REGISTER.
414   * 10  Y = Y+M_DISPLACEMENT .ADD IN M_DISPLACEMENT FOR DESIRED OP1 OR OP2 SEQUENCE.
415   * 11  S_DESIGNATOR = U(S)
417   * 12  IF CHARACTER_ADDRESSING_OVERRIDE, THEN
418   * 13    ACQUIRE_ACTIVE_C, _P, AND _MASK
419   * 14
420   * 15  ELSE C := 8*10** .FORCE FOLLOWING CODE TO USE K DESIGNATOR.
421   * 16
422   * 17 ENDIF
423   * 18 IF .NOT. (INSTRUCTION_FORMAT_INDICATOR-I .AND. K=0 .AND. _C EVEN) "NOT IMMEDIATE OPERAND", THEN
424   * 19    CALL SPR_CHECK (S_DESIGNATOR, OPERAND READ, "P="1)
425   * 20    CALL ADD_S_IS_DESIGNATOR, Y1
426   * 21    CALL BPF_CHECK (Y, OPERAND)
427   * 22    CALL MEMORY_READ (Y, 32_REG, S_DESIGNATOR, OPERAND, "P="1)
428   * 23 ELSE "HANDLE IMMEDIATE OPERAND"
429   * 24    32_REG := U(SY)
430   * 25    IF C <> 0 .OR. _C1 <> 0, THEN **IMMEDIATE OPERAND FOR IWS INDIRECT ADDRESS DOESN'T USE
431   * 26      BIU(L0).
432   * 27      32_REG := 32_REG + BIU(BY)
433   * 28 ENDIF
434   * 29 IF _C EVEN, THEN **NOT CHARACTER ADDRESSING.
435   * 30    IE INSTRUCTION_FORMAT_INDICATOR-1, THEN
436   * 31      ADJUST 32_REG ACCORDING TO U(K) ** INCLUDES IMMEDIATE OPERANDS.
437   * 32 ENDIF
438   * 33 ELSE **CHARACTER ADDRESSING.
439   * 34    RIGHT JUSTIFY / ZERO FILL 32_PEG.
440   * 35    .THIS CAN BE DONE BY SHIFTING 32_REG RIGHT LOGICAL_P BITS & ANDING WITH _MASK.
441   * 36 ENDIF
442   * 37 RETURN

```

MSwC AN/UYK-7 (CP)  
CP SUPPORT ROUTINES LEVEL I

OP\_STORE (32\_REG, R\_DISPACEMENT)

REF PAGE  
448 \* 1 /\* DETERMINE OPERAND ADDRESS FROM THE U REGISTER USING I, K, S, Y & R INDICATORS.  
449 \* 2 /\* STORE THE QUANTITY SUPPLIED BY CALLER IN MEMORY.  
450 \* 3 /\* (1) 32\_REG - 32-BIT VALUE TO TRANSFER INTO MEMORY SUBJECT TO OPERAND TYPE RESTRICTIONS.  
451 \* 4 /\* (2) R\_DISPACEMENT - 0\$1 FOR OP1/OP2 SEQUENCE RESPECTIVELY.  
452 \* 5 /\* IF UC1 = "INDIRECT ADDRESSING", THEN  
453 \* 6 /\* CALL JA\_SEQUENCE(S,DESIGNATOR, Y, C\_P, -CL, -P, -MASK) /\* FIND FINAL OPERAND ADDRESS VALUES.  
454 \* 7 /\* OPERAND\_DISPACEMENT == OPERAND\_DISPACEMENT + R\_DISPACEMENT  
455 \* 8 /\* ELSE /\* COMPUTE FINAL OPERAND ADDRESS VALUES.  
456 \* 9 /\* Y == UC2+RUC(B7)(15) /\* ADD DISPLACEMENT AND INDEX REGISTER.  
457 \* 10 /\* Y == Y+R\_DISPACEMENT /\* ADD IN R\_DISPACEMENT FOR DESIGNED OP1 OR OP2 SEQUENCE.  
458 \* 11 /\* S, DESIGNATOR /\* USES)  
459 \* 12 /\* IF CHARACTER\_ADDRESSING\_OVERFLOW, THEN  
460 \* 13 /\* ACQUIRE\_ACTIVE\_C\_P AND \_MASK.  
461 \* 14 /\* ELSE  
462 \* 15 /\* C == 8'10/\* /\* FORCE FOLLOWING CODE TO USE K DESIGNATOR.  
463 \* 16 /\* ENDFE  
464 \* 17 /\* ENDOIF  
465 \* 18 /\* SET\_MEMORY\_STORE\_INDICATOR /\* FOR USE IN REPEAT TERMINATION DETECTION.  
466 \* 19 /\* IF NOT WORD\_REFERENCE, THEN  
467 \* 20 /\* IF NOT\_INSTRUCTION\_FORMAT\_INDICATOR=1 /\* AND. K=0 /\* AND. -C EVEN) /\*NOT IMMEDIATE OPERAND»,  
468 \* /\* THEN  
469 \* 21 /\* CALL SPA\_CHECK\_IS\_DESIGNATOR, OPERAND\_WRITE, "P-", Y1  
470 \* 22 /\* CALL ADD\_S\_IS\_DESIGNATOR, Y;  
471 \* 23 /\* CALL RPR\_CHECK (Y, OPERAND)  
472 \* 24 /\* CALL MEMORY\_READ (Y, VALUE, S\_DESIGNATOR, OPERAND, "P-", Y1)  
473 \* 25 /\* IF -C EVEN, THEN /\*NOT CHARACTER ADDRESSING  
474 \* /\* THEN  
475 \* 26 /\* IF INSTRUCTION\_FORMAT\_INDICATOR = 1, THEN  
476 \* /\* ENDFE  
477 \* 27 /\* ELSE /\* CHARACTER ADDRESSING  
478 \* 28 /\* POSITION CHARACTER AND MASK INTO VALUE  
479 \* 29 /\* ENDFE  
480 \* 30 /\* TRANSFER VALUE TO MEMORY(Y1) /\*STORE TO WORD LOCATION IS A NOOP.  
481 \* 31 /\* ENDFE /\*FORMAT 1 INSTRUCTION WITH K=0 IS A NOOP  
482 \* 32 /\* ENDFE  
483 \* 33 /\* RETURN  
484 \* 34 /\*  
485 \* 35 /\*  
486 \* /\*  
487 \* /\*

NSWC

AMFUK-7 (CP)

14 DEC 79 PAGE 10

\* CP SUPPORT ROUTINES LEVEL III

## BPR\_CHECK (A000\_A000, TYPE\_)

```

REF PAGE *****
*   1   * 1. PERFORM BREAKPOINT REGISTER CHECKS. THE UYK7 EMULATION HAS EIGHT
* 90   * 2   * BREAKPOINT REGISTERS. ONE REGISTER CORRESPONDS TO THE ACTUAL HARDWARE
* 91   * 3   * BREAKPOINT REGISTER OF THE REAL UYK-7 MACHINE. THE OTHER SEVEN
* 92   * 4   * REGISTERS ARE PSEUDO BREAKPOINT REGISTERS AND ARE CONSIDERED
* 93   * 5   * EXTENSIONS OF THE UYK-7 ARCHITECTURE. THE PSEUDO BREAKPOINT REGISTERS
* 94   * 6   * ARE LOCATED IN CPP LOCATIONS 61-67. PSEUDO BREAKPOINTS ARE MOST
* 95   * 7   * ACCESSIBLE TO UYK-7 PROGRAMS). IF PSEUDO BREAKPOINTS ARE ENABLED
* 96   * 8   * ALL BREAKPOINT REGISTERS WILL BE CHECKED TOTAL OF 8!, OTHERWISE, ONLY
* 97   * 9   * THE EMULATED HARDWARE REGISTER WILL BE CHECKED. TYPE_ WILL BE TESTED
* 98   * 10  * AGAINST THE TYPE FIELD OF THE ACTIVE BREAKPOINT REGISTERS AND IF THEY
* 99   * 11  * MATCH, ABS_ADR WILL BE COMPARED TO THE BREAKPOINT REGISTER COMPARISON
* 00   * 12  * (REGISTERS 0-11). FOR THE EMULATED HARDWARE REGISTER, A 'INIT' ON
* 01   * 13  * ACCESS COMPARISON CAUSES A 'HALT' OR CLASS II INTERRUPTION DEPENDING ON
* 02   * 14  * THE PSEUDO/MANUAL SWITCH. FOR THE PSEUDO BREAKPOINT REGISTERS, A
* 03   * 15  * 'INIT' ON ADDRESS COMPARISON CAUSES A 'HALT'. REGARDLESS OF THE
* 04   * 16  * PROGRAM/MANUAL SWITCH SETTING.
* 05   * 17  * ((1) ABS_ADR - 10 BIT ABSOLUTE UYK-7 ADDRESS
* 06   * 18  * (2) TYPE_ - TYPE OF BREAKPOINT CHECK DESIRED
* 07   * 19  * IF PSEUDO_BREAKPOINT IS ENABLED, THEN
* 08   * 20  * CNT = TOTAL # OF PSEUDO BREAKPOINTS - CHECK ALL BREAKPOINT REGISTERS.
* 09   * 21  * ELSE
* 10   * 22  * CNT = 0 ..ONLY EMULATED HARDWARE BREAKPOINT CHECKED.
* 11   * 23  * ENDIF
* 12   * 24  * DO WHILE CNT > 0 ..CYCLE THRU ACTIVE BREAKPOINT REGISTERS.
* 13   * 25  * IF CPB_BREAKPOINT_REGISTER+CNT>19,25,0, THEN
* 14   * 26  * IF (TYPE_==CUR_BREAKPOINT_REGISTER+CNT)&(TYPE_>2) -OR-
* 15   * 27  * CUR_BREAKPOINT_REGISTER+CNT&19,2)&(TYPE_<2) -OR-
* 16   * 28  * IF ABS_ADR == CUR_BREAKPOINT_REGISTER+CNT&17) "MATCHING TYPES", THEN
* 17   * 29  * IE MANUAL MODE -OR- CNT > 0 "PSEUDO BPT", THEN
* 18   * 30  * SET STEP -STOP IN MAIN LOOP IF OPERAND BREAKPOINT.
* 19   * 31  * IE TYPE_ -STOP INSTRUCTION EXECUTION IF OPERAND BREAKPOINT.
* 20   * 32  * IE INSTRUCTION BREAKPOINT, THEN
* 21   * 33  * INTERRUPT INSTRUCTION EXECUTION..STOP IMMEDIATELY IF INSTRUCTION TYPE.
* 22   * 34  * ELSE
* 23   * 35  * IF ASR(13,1) "CLASS II LOCKED OUT", THEN
* 24   * 36  * RETURN ..BREAKPOINT INTERRUPTS DISABLED.
* 25   * 37  * ELSE
* 26   * 38  * IF TYPE_ = INSTRUCTION BREAKPOINT, THEN
* 27   * 39  * GENERATE SYNCHRONOUS_INTERRUPT (PP=0, INSTRUCTION BREAKPOINT)
* 28   * 40  * ..ABORT INSTRUCTION.
* 29   * 41  * ELSE
* 30   * 42  * GENERATE SYNCHRONOUS_INTERRUPT (PP=1, OPERAND BREAKPOINT)
* 31   * 43  * ..ABORT INSTRUCTION.
* 32   * 44  * ENDIF
* 33   * 45  * ENDIF
* 34   * 46  * ENDIF
* 35   * 47  * ENDIF
* 36   * 48  * ENDIF
* 37   * 49  * ENDIF
* 38   * 50  * CNT = CNT-1
* 39   * 51  * ENDDO ..END WHILE.
* 40   * 52  * RETURN

```

IA-SEQUENCE (REF\_S\_DESIGNATOR,REF\_Y,REF\_C,REF\_OPERAND,REF\_MASK)

REF  
PAGE

```

543   * 1   ** PERFORMS INDIRECT ADDRESSING RETURNING THE FOLLOWING VALUES:
544   * 2   ** (1) S_DESIGNATOR - S DESIGNATOR OF OPERAND.
545   * 3   ** (2) Y - DISPLACEMENT POSITION OF THE OPERAND ADDRESS.
546   * 4   ** (3) C - P/E MASK - CHARACTER ADDRESSING PARAMETERS WHEN NEEDED,
547   * 5   ** CALLER IS RESPONSIBLE FOR ENSURING THAT AN IA-SEQUENCE IS REQUIRED.
548   * 6   ** Y = L(Y) + B(L(Y))15)
549   * 7   S_DESIGNATOR = U(S)
550   * 8   DO WHILE L(Y) "INDIRECTION" --CASCADE IGNORING U(Y).
551   * 9   CALL SPC_CHECK(S_DESIGNATOR,INDIRECT_ADDRESSING,0-1,Y)
552   * 10  32_REG11 = Y --SAVE Y FOR POSSIBLE COMPARISON TO SPB.
553   * 11  CALL ADD_S(15,SPB,32_EG11)
554   * 12  CALL BPR_CHECK(32_REG11),OPERAND)
555   * 13  CALL MEMORY_READ32_PEG11,IACM,S_DESIGNATOR,OPERAND,"P-11" ..GET INDIRECT ADDRESS CONTROL
      LDO_IACM.
556   * 14  U(19,20) = IACM19,20) ..UPDATE THE U REGISTER B, Y, S & Y FIELDS.
557   * 15  ** EXPERIMENTS INDICATE THAT U(19-17) IS ALWAYS SET TO 0 IF THE LAST IACM IS OF
558   * 16  ** THE SPECIAL BASE (IACM) TYPE. SINCE NO DOCUMENTATION CAN BE FOUND TO SUPPORT THIS
559   * 17  ** OBSERVATION IT IS OMITTED FROM THIS DESIGN.
560   * 18  DC CASE IACM31:3) ..FORM NEW Y AND S_DESIGNATOR ACCORDING TO IACM.
561   * 19  ** 'B'CODE' = L(Y)
562   * 20  ** S_DESIGNATOR = U(S)
563   * 21  ** 'B'CODE'\V(Y) = U(S) + B(U(S))15)
564   * 22  ** S_DESIGNATOR = B(U(S))15,3)
565   * 23  ** ELSE Y = U(Y) + B(U(Y))15;
566   * 24  ** S_DESIGNATOR = U(S)
567   * 25  END CASE
568   * 26  ENDCASE ..END WHILE
569   * 27  C = IACM(C) ..RETURN DATA STRUCTURE INFORMATION TO CALLER.
570   * 28  CI = IACM(C1) ..I.E. SAVE BIT 29 IN CASE =0, FET IP, C IWS OR IWS.
571   * 29  IE_C = 0C AND. REPEAT IN PROCESS "REPEAT OF SPECIAL INDIRECT", THEN
572   * 30  CALL GENERATE_SYNCHRONOUS_INTERRUPT ("P-2",CP ILLEGAL INSTRUCTION) ..ABORT THE INSTRUCTION.
573   * 31  EDIE
574   * 32  IF C = CC AND. UCFL=0=25 "SB ILLEGAL IF I=1 AND C=0" . THEN
575   * 33  CALL GENERATE_SYNCHRONOUS_INTERRUPT ("P-1",CP ILLEGAL INSTRUCTION) ..ABORT THE INSTRUCTION.
576   * 34  EDIE
577   * 35  IE_C GCD "CHARACTER REFERENCE", THEN
578   * 36  P := IACM(P)
579   * 37  P&Y = IACM(b) 1 BITS RIGHT JUSTIFIED IN A 32-BIT WORD
580   * 38  SET CHARACTER_ADDRESSING_OVERRIDE
581   * 39  IE SEGMENTAL CHARACTER ADDRESSING - AND. NOT WORD REFERENCE. THEN
582   * 40  ** MODIFY IACM(P) AND MAYBE IACM(Y).
583   * 41  ** IF P-IACM(W) < 0, THEN ** MUST UPDATE IACM(Y)
584   * 42  ** [IACM(P)] = 32 - IACM(W); IACM(Y) = IACM(Y) + 1
585   * 43  ELSE
586   * 44  ** IACM(P) = IACM(P) - IACM(b)
587   * 45  EDIE
588   * 46  EDIE
589   * 47  EDIE
590   * 48  BEQUEN

```

ANSWER-7 (C8)  
CP SUPPORT ROUTINES LEVEL II

"MEMORY\_READ 1\_8\_REGS, DEF 32\_REGS, S\_DESIGNATORP, RESUME\_TYPE, P\_MOD)

14 DEC 79 PAGE 19

```
REF PAGE *****  
      * 1   ** FETCH A 32-BIT QUANTITY FROM MEMORY160 OR MAIN1 INTO THE REGISTER SUPPLIED BY THE CALLED.  
      * 2   ** (1) 16_REG - 16-BIT ABSOLUTE ADDRESS TO READ FROM.  
      * 3   ** (2) 32_REG - 32-BIT REFERENCE REGISTER.  
      * 4   ** (3) S_DESIGNATOR - BASE REGISTER ASSOCIATED WITH THE ADDRESS.  
      * 5   ** (4) RESUME_TYPE - DESTINED MEMORY RESUME ERROR IF ADDRESS IS OUT OF BOUNDS.  
      * 6   ** (5) P_PPOL - P REGISTER MODIFICATION IF AN ERROR OCCURS.  
      * 7   ** (6) P_PPOL = PREG(7,1) .AND. 16_REGS<512; "NO REFERENCE", THEN  
      * 8   ** (7) IF (S_DESIGNATOR=7 .AND. ASR(7,1) .AND. 16_REGS<512)  
      * 9   ** (8) 32_REG := MCRC1B_REG;  
      * 10  ** (9) ELSE **FETCH FP51 MAIN REPORT.  
      * 11  ** (10) IF 16_REGS EXCEEDS MEMORY LIMIT, THEN  
      * 12  ** (11) IE 16_REGS EXCEEDS WRONGS INTERRUPT IP_MOD, RESUME_TYPE, 16_REGS/16K!  
      * 13  ** (12) GENERATE SYNCROMOUS INTERRUPT.  
      * 14  ** (13) ABORT CURRENT INSTRUCTION.  
      * 15  ** (14) ELSE 32_REG := MAIN_MEMORY16_REGS  
      * 16  ** (15) ENDIF  
      * 17  ** (16) SEILEN  
      * 18  ** (17) *****
```

SPR\_CHECK (S\_INDICATOR, CHECK\_TYPE, P\_MODIFICATION, 16\_REG)

REF PAGE \*\*\*\*\*

```

618   * 1   .. IF PROTECTION CHECKING IS ENABLED (AS DETERMINED IN MAIN LOGIC),
619   * 2   .. THIS ROUTINE PERFORMS THE ACCESS TYPE CHECK
620   * 3   .. DESIGNATE BY CALLER AND THE DISPLACEMENT CHECK. ON
621   * 4   .. ANY PROTECTION VIOLATION P IS MODIFIED AS INDICATED, THE
622   * 5   .. APPROPRIATE INTERRUPT GENERATED, AND THE INSTRUCTION
623   * 6   .. IS ABORTED. SOFTWARE PROTECTION REGISTER (SPR) FIELDS (E.G., IA, R,
624   * 7   .. IP, ETC.) ARE AS DEFINED ON THE READER/IRE CARD.
625   * 8   .. (1) S_INDICATOR - BASE REGISTER ASSOCIATED WITH THE ADDRESS
626   * 9   .. (2) CHECK_TYPE - SPECIFIES WHETHER OPERAND, INSTRUCTION OR INDIRECT ADDRESSING TYPE
627   * 10  .. (3) P_MODIFICATION - P REGISTER MODIFICATION IF AN ERROR OCCURS
628   * 11  .. (4) 16_REG - VALUE TO BE COMPARED AGAINST SPR LIMIT FIELD
629   * 12  .. IF SPR_CHECKS ENABLED, THEN
630   * 13  .. FETCH APPROPRIATE SPR (E.G., CMR10160+S_INDICATOR)
631   * 14  .. IF CHECK_TYPE VALID FOR THIS SPR, THEN
632   * 15  .. IF CHECK_TYPE = IA "INDIRECT ADDRESSING, THEN
633   * 16  .. IF SPR_PRIVILEGED_INSTRUCTION_SET .AND. SPECIFIC), THEN
634   * 17  .. IF SPR_PRIVILEGED_INSTRUCTION(16) => INST(1) SET AND SPR(IR) SET
635   * 18  .. *SPECIAL PRIVILEGED INSTRUCTION(16) ON REP CARD =>
636   * 19  .. CALL GENERATE_SYNCHRONOUS_INTERRUPT(P_MODIFICATION, PRIVILEGED INSTRUCTION)
637   * 20  .. ..ABORT THE INSTRUCTION.
638   * 21  .. ELSE
639   * 22  .. IF ASR(1,2) .AND. SPECIFIC) = 0, THEN
640   * 23  .. ..PROTECTION VIOLATION, ATTEMPT TO USE INTERRUPT & S REGISTERS
641   * 24  .. ..FOR INDIRECT REFERENCE WITHOUT AUTHORIZATION.
642   * 25  .. CALL GENERATE_SYNCHRONOUS_INTERRUPT (P_MODIFICATION, IA OR OP READ),
643   * 26  .. ..ABORT THE INSTRUCTION.
644   * 27  .. ENDIF
645   * 28  .. ENDIF
646   * 29  .. IF 16_REG=SPR(R), THEN
647   * 30  .. ..GENERATE SYNCHRONOUS_INTERRUPT ("P=P" P_MODIFICATION, "APPROPRIATE LIMIT INTERRUPT")
648   * 31  .. ..ABORT CURRENT INSTRUCTION.
649   * 32  .. ENDIF
650   * 33  .. ELSE
651   * 34  .. ..THERE IS A PROTECTION VIOLATION.
652   * 35  .. ..GENERATE SYNCHRONOUS_INTERRUPT ("P=P" P_MODIFICATION, "APPROPRIATE TYPE VIOLATION")
653   * 36  .. ..ABORT CURRENT INSTRUCTION.
654   * 37  .. ENDIF
655   * 38  .. RETURN

```

NSWC

AN/UYK-7 (CP)

14 DEC 79 PAGE 21

\* CP INSTRUCTION SUPPORT ROUTINES \*

## CP/IOC\_CLOCK\_COMMUNICATIONS

PAGE

```
663 * 1 ** THIS ROUTINE CAN BE USED BY THOSE CP INSTRUCTIONS REQUIRING A
664 * 2 ..RESPONSE (VIA THE Q BUS) FROM THE IOC. AFTER INITIATING A REQUEST
665 * 3 ..TO THE IOC, THE FUNCTION DESIGNATORS ARE SENT TO THE IOC ACROSS THE
666 * 4 ..Q BUS. THE IOC THEN RESPONDS WITH 32 BITS ON THE Q BUS. THIS RESPONSE
667 * 5 ..WILL BE AVAILABLE TO THE CALLING INSTRUCTION.
668 * 6 INITIATE A REQUEST TO THE IOC DESIGNATED BY U(1A)
669 * 7 ..ENSURE THAT THIS REQUEST HAS BEEN ACCEPTED.
670 * 8 Q_BUSET[3],C) := U(CF) ..SEND FUNCTION DESIGNATORS FROM U.
671 * 9 Q_BUSET[2,3] := U(CE2) ..TO INCLUDE SUBFUNCTION DESIGNATORS.
672 * 10 Q_BUSET[2] := 0 ..ENSURE THAT THIS REQUEST NOT INTERPRETED AS AN INTERRUPT STATUS CODE REQUEST.
673 * 11 SEND Q_BUS TO THE IOC
674 * 12 WAIT UNTIL IOC HAS ACQUIRED THE INFORMATION FROM THE Q_BUS
675 * 13 RECEIVE THE IOC'S RESPONSE ON THE Q_BUS
676 * 14 RETURN ..INFORMATION NOW AVAILABLE ON Q BUS.
```

NSMC AN/UYK-7 (CP)  
CP INSTRUCTION SUPPORT ROUTINES

DU\_JUMP (S\_DESIGNATOR, \_DISPLACEMENT)

REF  
PAGE

679 \* 1 \*\* ROUTINE USED BY JUMP TYPE INSTRUCTIONS TO UPDATE THE PROGRAM COUNTER TO THE ADDRESS  
680 \* 2 .. OF THE "JUMPED TO" INSTRUCTION. CALLED WHEN A JUMP IS TO BE "TAKEN".  
681 \* 3 .. (1) S\_DESIGNATOR - BASE REGISTER INDICATOR FOR NEW PROGRAM COUNTER (P(S)).  
682 \* 4 .. (2) \_DISPLACEMENT - DISPLACEMENT FOR NEW PROGRAM COUNTER (P(O)).  
683 \* 5 P(S) := S\_DESIGNATOR  
684 \* 6 P(O) := \_DISPLACEMENT  
685 \* 7 RETRN

14 DEC 79 PAGE 23

NSWC AN/UVK-7 (CP)  
CP INSTRUCTION SUPPORT ROUTINES

GET\_SHIFT\_AMOUNT (\_M, REF SHIFT\_COUNT)

```

REF PAGE *****
689   *   1   ** RETURN SHIFT COUNT INTERPRETED FROM M FIELD OF FAT IV B INSTRUCTION.
690   *   2   ** (1) M - M FIELD OF FAT IV B INSTRUCTION
691   *   3   ** (2) SHIFT_COUNT - SHIFT COUNT RETURNED TO CALLER
692   *   4   IF _M(6,1) = 0, THEN
693   *   5   SHIFT_COUNT = _M(5)
694   *   6   ELSE
695   *   7   IF _M(5,1) = 0, THEN
696   *   8       CALL GET_AREG (_M(3,3), 32_REG(1))
697   *   9       SHIFT_COUNT = 32_REG(1)(7) .6 BITS OF COUNT FOR DOUBLE SHIFTS.
698   * 10   ELSE
699   * 11       CALL GET_AREG (_M(3,3), 32_REG(1))
700   * 12       SHIFT_COUNT = 32_REG(1)(5) .6 BITS OF COUNT FOR DOUBLE SHIFTS.
701   * 13   ENDIF
702   * 14   ENDIF
703   * 15   RETURN

```

## HALF-WORD\_TOGGLE

REF  
PAGE

```
    * 1   ** UPDATE UPPER/LOWER DESIGNATOR (ASR(15,1)) UPON COMPLETION OF A HALF-WORD INSTRUCTION. CALLED
    * 2   ** BY ALL HALF-WORD INSTRUCTIONS AFTER CHECKING FOR SYNCHRONOUS INTERRUPTS. THIS ALLOWS
    * 3   ** THE RIGHI ASR TO BE STOPPED UPON INTERRUPT (ECP-34).
    * 4   ** NOTE: A HALF-WORD INSTRUCTION EXECUTED REMOTELY DOES NOT AFFECT THE UPPER/LOWER DESIGNATOR.
    * 5   IE .NOT. EXECUTE_REMOTE_IN_PROGRESS, THEN
    * 6   IF ASR(15,1), THEN
    * 7   ASR(15,1) = 0 .NEXT INSTRUCTION FROM UPPER HALF.
    * 8   ELSE
    * 9   IF ULC(F) == 0'60' "ASSUME 2 HALF-WORD INSTRUCTIONS", THEN
    * 10  ASR(15,1) = 1 .EXECUTE LOWER HALF NEXT.
    * 11  ENDIF
    * 12  ENDIF
    * 13  ENDIF
    * 14  RETURN
```

ANSWER-7 [CP]  
CP INSTRUCTION SUPPORT ROUTINES

14 DEC 79 PAGE 26

REPLACE\_CHECK (32\_REG)

REF  
PAGE \*\*\*\*\*  
\* 1     \*\* IF THE CURRENT INSTRUCTION IS A REPLACE TYPE, THEN UPDATE THE MEMORY  
\* 2     \*\* LOCATION (Y) SPECIFIED BY THE OPERAND ADDRESS.  
\* 3     \*\* (1) 32\_REG - 32 BIT VALUE TO BE STORED IN MEMORY  
\* 4     \*\* IF (CF) >= 03, THEN \*\*THIS IS A REPLACE TYPE INSTRUCTION.  
\* 5     CALL \_REPLACE (32\_REG)  
\* 6     ENDIF  
\* 7     RETURN  
\* 8

MSWC      A/W/YK-7 (CP)      CP INSTRUCTION SUPPORT ROUTINES

-REPLACE\_132\_REG()

REF PAGE

```
731        1     ** STORE 32_REG INTO THE MEMORY LOCATION (Y) SPECIFIED BY THE OPERAND
732        2     ** ADDRESS. THE ALGORITHM USED TO COMPUTE THIS ADDRESS DIFFERS WHEN A
733        3     **.REPEAT IS IN PROGRESS.
734        4     ** (1) 32_REG - 32_BIT VALUE TO BE STORED IN MEMORY
735        5     ** IF REPEAT_IN_PROGRESS = AND. REPEAT_ACB) <> 0, THEN
736        6     ** SAVE_UCS
737        7     ** UCS) != 0 .**FORCE SO ON STORE FOR REPEATED INSTRUCTIONS.
738        8     ** CALL_OP_STORE(132_REG, "DISPLACE=0) . .32_REG -> MEMORY
739        9     ** RESTORE_UCS}
740        10    ELSE
741        11    CALL_OP_STORE(132_REG, "DISPLACE=0) . .32_REG -> MEMORY
742        12    ENDIF
743        13    RETURN
```

MSMC AN/UYK-7 (CP)  
CP INSTRUCTION SUPPORT ROUTINES

UPDATEA\_REPLACE (32\_REG, A\_DESIGNATOR)

14 DEC 79 PAGE 28

REF	PAGE	1	• UPDATE THE ACCUMULATOR A_DESIGNATOR AND PERFORM REPLACE INSTRUCTION
745	*	2	• CHECKS.
746	*	3	• (1) 32_REG - 32 BIT REGISTER CONTAINING VALUE TO BE STORED
747	*	4	• (2) A_DESIGNATOR - INTEGER NUMBER SPECIFYING THE ACCUMULATOR (A)
748	*	5	• REGISTER TO BE UPDATED
749	*	6	• CALL PUT_AREG (A_DESIGNATOR, 32_REG)
750	*	7	• CALL REPLACE_CHECK (32_REG)
751	*	8	• RETURN
752	*		

NSMC  
ANSWER-7 CCP  
CP INSTRUCTION SUPPORT ROUTINES

SET\_C01 (QUANTITY1, QUANTITY2)

REF	PAGE	
754	1	** COMPARE QUANTITY1 TO QUANTITY2 SETTING EQUAL/INEQUAL AND GREATER OR EQUAL/LESS THAN
756	2	** (ASR(2,2)) ACCORDINGLY.
757	3	** (11) QUANTITY1 - 32-BIT VALUE.
758	4	** (21) QUANTITY2 - 32-BIT VALUE.
759	5	IF QUANTITY1 = QUANTITY2, THEN
760	6	ASR(2,1) := 1 ..SET EQUAL INDICATION.
761	7	ELSE ASR(2,1) := 0 ..SET NOT EQUAL INDICATION.
762	8	ENABLE
763	9	IF QUANTITY1 >= QUANTITY2, THEN
764	10	ASR(2,1) := 1 ..SET GREATER OR EQUAL INDICATION.
765	11	ELSE ASR(2,1) := 0 ..SET LESS THAN INDICATION.
766	12	ENABLE
767	13	ASR(2,1) := 0 ..SET NOT EQUAL INDICATION.
768	14	ENABLE
769	15	SETIND

AN/UYK-7 (CPI)  
CP INSTRUCTION SUPPORT ROUTINES

## SET\_CD2 (QUANTITY1, QUANTITY2, QUANTITY3)

REF

PAGE

```

771   * 1  ** COMPARE QUANTITY1 TO QUANTITY2 AND QUANTITY3 SETTING OUTSIDE/WITHIN LIMITS
773   * 2  ** (ASR(0,1)) ACCORDINGLY.
774   * 3  ** (1) QUANTITY1 - 32-BIT REGISTER.
775   * 4  ** (2) QUANTITY2 - 32-BIT REGISTER.
776   * 5  ** (3) QUANTITY3 - 32-BIT REGISTER.
777   * 6  IF QUANTITY3 > QUANTITY1 AND QUANTITY2 >= QUANTITY3, THEN
778   * 7    ASR(0,1) := 0 --SET WITHIN LIMITS INDICATION.
779   * 8  ELSE
780   * 9    ASR(0,1) := 1 --SET OUTSIDE LIMITS INDICATION.
781   * 10  ENDIF
782   * 11  RETURN

```

\*\*\*\*\*  
 \* 1 \*\* COMPARE QUANTITY1 TO QUANTITY2 AND QUANTITY3 SETTING OUTSIDE/WITHIN LIMITS  
 \* 2 \*\* (ASR(0,1)) ACCORDINGLY.  
 \* 3 \*\* (1) QUANTITY1 - 32-BIT REGISTER.  
 \* 4 \*\* (2) QUANTITY2 - 32-BIT REGISTER.  
 \* 5 \*\* (3) QUANTITY3 - 32-BIT REGISTER.  
 \* 6 IF QUANTITY3 > QUANTITY1 AND QUANTITY2 >= QUANTITY3, THEN  
 \* 7 ASR(0,1) := 0 --SET WITHIN LIMITS INDICATION.  
 \* 8 ELSE  
 \* 9 ASR(0,1) := 1 --SET OUTSIDE LIMITS INDICATION.  
 \* 10 ENDIF  
 \* 11 RETURN  
 \*\*\*\*\*

M5HC

AN/UYK-7 (CP)

14 DEC 79 PAGE 31

\* CP UTILITY ROUTINES \*

## ADD\_S (S\_DESIGNATOR, REF Y)

REF

PAGE

```
*****  
* 1   .. ADD THE APPROPRIATE BASE(S) REGISTER TO THE DISPLACEMENT VALUE(Y).  
* 2   .. (11) S_DESIGNATOR - INTEGER NUMBER SPECIFYING THE BASE(S) REGISTER  
* 3   .. (12) SUPPLY INFORMATION USED MODULO 8).  
* 4   .. (21) Y - AN 1E-BIT QUANTITY CONTAINING A ZERO EXTENDED 16-BIT VALUE (E.G. U(Y)+B1U(B2)).  
* 5   ..UPON ENTRY, THE 16-BIT RESULT OF THE ADDITION WILL BE RETURNED HERE.  
* 6   ..NOTE: THE BASE REGISTER IS NOT ADDED ON MDRO REFERENCES.  
* 7   IF S_DESIGNATOR <> 7 .JP. ASR(7,1)=0 "NOT MDRO REFERENCE", THEN  
795    * 8   CALL GET_SREG (PCOULD(S_DESIGNATOR,8), 32_REG(1)) ..GET DESIRED BASE REGISTER.  
796    * 9   Y = Y + 32_REG(1) ..FORM 16-BIT VALUE.  
* 10  ENDIF  
797    * 11  BEIUN  
* 12  *****
```

NSWC  
AN/UYK-7 (CP)  
CP UTILITY ROUTINES

14 DEC 79 PAGE 33

GET\_AREG IA\_DESIGNATOR, REF 32\_REG;

```
REF PAGE *****
*   1   .. RETURN THE CONTENTS OF ACCUMULATOR A_DESIGNATOR IN 32_REG.
*   2   .. (1) A_DESIGNATOR - INTEGER NUMBER SPECIFYING THE ACCUMULATOR (A)
*   3   .. REGISTER TO SUPPLY INFORMATION (USED MODULO 8)
*   4   .. (2) 32_REG - 32 BIT REGISTER (SUPPLIED BY CALLER) RECEIVING
*   5   .. ACCUMULATOR VALUE
*   6   .. A_DESIGNATOR == MODULO(A,8)
*   7   .. IF ASP(10,1) == "1/B REGISTER SELECT" THEN
*   8   .. 32_REG == CHR100+A_DESIGNATOR ..INTERRUPT ACCUMULATOR SELECTED.
*   9   ELSE
* 10   .. 32_REG := CHR10+A_DESIGNATOR ..TASK ACCUMULATOR SELECTED.
* 11   ENDIF
* 12   RETURN
* 13
```

ANSWER-7 (CF)  
CP UTILITY ROUTINES

14 DEC 79 PAGE 34

GET\_BREG (B\_DESIGNATOR, REF 32\_REG)

REF PAGE \*\*\*\*\*

```
* 1   * LEAD THE LOW ORDER 16-BITS OF 32_REG WITH THE CONTENTS OF THE APPROPRIATE INDEX (B) REGISTER.
* 2   * (1) B_DESIGNATOR - INTEGER NUMBER SPECIFYING THE INDEX (B) REGISTER.
* 3   * (2) 32_REG - 32-BIT REGISTER (USED IF JOULD B).
* 4   * JUSTIFIED 16-BIT QUANTITY FROM THE SPECIFIED INDEX REGISTER.
* 5   * B_DESIGNATOR := MCODULC(B_DESIGNATOR, 8)
* 6   *
* 7   * E B_DESIGNATOR = 0, THEN
* 8   * 32_REG(16) := 0 ..B10; IS A SOURCE OF ZEROS.
* 9   *
* 10  * ELSE
* 11  * IF ASR(10,1) "A/B REGISTER SELECT", THEN
* 12  * 32_REG(16) := CMR(110+B_DESIGNATOR) ..I.E. APPROPRIATE INTERRUPT INDEX (B) REGISTER.
* 13  * ELSE
* 14  * 32_REG(16) := CMR(10+B_DESIGNATOR) ..I.E. APPROPRIATE TASK INDEX (B) REGISTER.
* 15  *
* 16  * ENDIF
* 17  * BEGEND
* 18  *
* 19  *
* 20  *
```

## GET\_SREG\_IS\_DESIGNATOR, REF 32\_REG

```
REF PAGE *****
632   * 1    ** RETURN THE CONTENTS OF THE BASE REGISTER S_DESIGNATOR IN 32_REG.
633   * 2    ..(1) S_DESIGNATOR = BASE REGISTER DESIGNATOR
634   * 3    ..(2) 32_REG = 32 BIT REGISTER (SUPPLIED BY CALLER) RECEIVING
635   * 4    ..BASE REGISTER CONTENTS.
636   * 5    S_DESIGNATOR := MODULO(S_DESIGNATOR, 8);
637   * 6    IF ASR(1,1) ==BASE(1) "BASE(1) REGISTER SELECTED", THEN
638   * 7    32_REG := CHAR120 + S_DESIGNATOR) ..INTERRUPT BASE REGISTER SELECTED.
639   * 8    ELSE
640   * 9    32_REG := CHAR120 + S_DESIGNATOR) ..TASK BASE REGISTER SELECTED.
641   * 10   ENDIF
642   * 11   RETURN
643   *
644   *
```

MSWC AM/UTK-7 (CP)  
CP UTILITY ROUTINES

14 DEC 79 PAGE 36

PUT\_REG (A\_DESIGNATOR, 32\_REG)

REF PAGE \*\*\*\*\*

```
846 * 1  ** STORE THE CONTENTS OF 32_REG INTO THE ACCUMULATOR A_DESIGNATOR.  
847 * 2  ** (1) A_DESIGNATOR - INTEGER NUMBER SPECIFYING THE ACCUMULATOR (A)  
848 * 3  ** REGISTER TO BE UPDATED (USED RORBLD 0)  
849 * 4  ** (2) 32_REG - 32 BIT VALUE TO BE STORED.  
850 * 5  A_DESIGNATOR := RORBLD(A_DESIGNATOR, 0)  
851 * 6  IF ASR(10,1) "A/B REGISTER SELECT" THEN  
852 * 7  CHN(100+A_DESIGNATOR) := 32_REG //INTERRUPT ACCUMULATOR SELECTED.  
853 * 8  
854 * 9  CHN(0+A_DESIGNATOR) := 32_REG // TASK ACCUMULATOR SELECTED.  
855 * 10 ENDIF  
856 * 11 RETURN
```

NSUC AN/UYK-7 (CP)  
C7 UTILITY ROUTINES

14 DEC 79 PAGE 37

PUT\_BREG (B\_DESIGNATOR, 32\_REG)

REF

PAGE

```
* 1    ** STORE THE LOWER 19 BITS OF 32_REG INTO THE APPROPRIATE INDEX REGISTER.  
858   * 2    ** (1) B_DESIGNATOR - INTEGER NUMBER SPECIFYING THE INDEX (B) REGISTER  
860   * 3    ** TO BE UPDATED MODULO 81.  
861   * 4    ** (2) 32_REG - 32-BIT REGISTER CONTAINING RIGHT JUSTIFIED 19-BIT  
862   * 5    ** QUANTITY TO BE STORED INTO THE SPECIFIED INDEX REGISTER.  
863   * 6    B_DESIGNATOR == MODULUS B_DESIGNATOR, 81  
864   * 7    IF B_DESIGNATOR > 0, THEN ..ATTEMPT TO STORE INTC BIO IS A NOOP.  
865   * 8    IF ASR(10,1) "A/B REGISTER SELECT", THEN  
866   * 9      CMR(110+B_DESIGNATOR) := 32_REG(10) .DEFINE INTERRUPT INDEX (B) REGISTER.  
867   * 9  
868   * 10   ELSE  
869   * 11      CMR(10+B_DESIGNATOR) := 32_REG(10) ..DEFINE TASK INDEX (B) REGISTER.  
870   * 12  ENDIF  
871   * 12 ENDIF  
872   * 13 RETURN  
873   * 14
```

NSWC AN/UYK-7 (CP)  
CP UTILITY ROUTINES

14 DEC 79 PAGE 38

PUT\_SREG (S\_DESIGNATOR, 32\_REG)

BEF PAGE \*\*\*\*\*  
\*\*\*\*\*  
875 \* 1 \* STORE THE CONTENTS OF 32\_REG INTO THE BASE REGISTER S\_DESIGNATOR.  
876 \* 2 \* (1) S\_DESIGNATOR = BASE REGISTER DESIGNATOR  
877 \* 3 \* (2) 32\_REG = 32 BIT REGISTER CONTAINING VALUE TO BE STORED  
878 \* 4 S\_DESIGNATOR := MODULUS\_DESIGNATOR, 0  
879 \* 5 IF ASR11(1) =BASE(S) REGISTER SELECT", THEN  
880 \* 6 CH1120 + S\_DESIGNATOR) := 32\_REG --INTERRUPT BASE REGISTER SELECTED.  
882 \* 7 ELSE  
883 \* 8 CH1120 + S\_DESIGNATOR) := 32\_REG --TASK BASE REGISTER SELECTED.  
885 \* 9 ENDIF  
886 \* 10 RETURN  
\*\*\*\*\*

NSWC

AN/UYK-7 (CP)

14 DEC 79 PAGE 39

\*\*\*\*\*  
\* FLOWING POINT SUBROUTINES \*  
\*\*\*\*\*

## FLOATING\_ADD\_SUBTRACT\_MEAGER (REF M\_MANTISSA, REF A\_MANTISSA)

REF

PAGE

```

*   1   ..(1) M_MANTISSA - 64 BIT REGISTER SUPPLIED BY CALLER TO CONTAIN MANTISSA FROM MEMORY.
 889 *   2   ..(2) A_MANTISSA - 64-BIT REGISTER SUPPLIED BY CALLER TO CONTAIN MANTISSA FROM A(U(A)+1).
 893 *   3   ..
*   4   SET SPR_PRIVILEGED_INSTRUCTION ..INDICATE PRIVILEGED IF SPR(16,1) SET AND UC1 SET.
 894 *   5   CALL OP_READ (32_REG1), "DISPLACEMENT=01" ..GET CHARACTERISTIC FROM MEMORY.
 895 *   6   CALL OP_READ (M_MANTISSA(63,32)), "DISPLACEMENT=1" ..GET MANTISSA FROM MEMORY.
 896 *   7   EXTEND SIGN BIT INTO M_MANTISSA(31,32)
 900 *   8   CALL GET_AREC (U(A)), 32_REG6(1) ..GET CHARACTERISTIC FROM A(U(A)).
 901 *   9   CALL GET_AREC (U(A)+1), A_MANTISSA(63,32) ..GET MANTISSA FROM A(U(A)+1).
 902 * 10   EXTEND SIGN BIT INTO A_MANTISSA(31,32)
 904 * 11   IF M_MANTISSA=ZERO "NEGATIVE OR POSITIVE", THEN
 905 * 12   32_REG11 := 32_REG12 ..ASSUME INTERMEDIATE CHARACTERISTIC THAT OF ACCUMULATOR VALUE.
 906 * 13   ENDIF
 909 * 14   IF A_MANTISSA=ZERO "NEGATIVE OR POSITIVE", THEN
 910 * 15   32_REG12 := 32_REG11 ..ASSUME INTERMEDIATE CHARACTERISTIC THAT OF MEMORY VALUE.
 912 * 16   ENDIF
 913 * 17   SHIFT COUNT := 32_REG12)-32_REG11 ..ONES COMPLEMENT SUBTRACT.
 914 * 18   IF SHIFT-COUNT > 0, THEN
 915 * 19   SHIFT M_MANTISSA RIGHT ARITHMETIC SHIFT_COUNT PLACES
 916 * 20   ELSE
 917 * 21   IF SHIFT-COUNT <> 0 "POSITIVE OR NEGATIVE", THEN
 918 * 22   SHIFT-COUNT := .NOT. SHIFT_COUTN ..ONES COMPLEMENT THE COUNT.
 919 * 23   SHIFT A_MANTISSA RIGHT ARITHMETIC BY SHIFT_COUTN PLACES
 920 * 24   ENDIF
 921 * 25   CALL PUT_ARC (U(A)), 32_REG11 ..UPDATE INTERMEDIATE CHARACTERISTIC IN A(U(A)).
 923 * 26   ENDIF
 924 * 27   RETURN ..INTERMEDIATE CHARACTERISTIC LEFT IN A(U(A)) FOR LATER USE!

```

NSWC

AHUYK-7 (CP)  
FLOATING POINT SUBROUTINES

14 DEC 79 PAGE 41

FLOATING\_OVERFLOW REF 64\_REG, REF 32\_REG;

REF  
PAGE

```
926   * 1    *(1) 64_REG - 64-BIT REGISTER SUPPLIED BY CALLER CONTAINING THE INTERMEDIATE RESULT OF A
      * 2    **FLOATING POINT OPERATION AFTER OVERFLOW HAS OCCURRED.
      * 3
      * 4    SHIFT 64_REG RIGHT 1 BIT **DIVIDE BY 2.
      * 5    64_REG(63,1) := NOT(64_REG(63,1)) **RESTORE SIGN BIT.
      * 6    32_REG := 32_REG +1 **INCREMENT THE CHARACTERISTIC.
      * 7    RETURN
```

## FLOATING\_NORMALIZE (REF 64\_REG, REF 32\_REG)

REF PAGE \*\*\*\*\*  
S36 \* 1 -- (1) 64\_REG - 64-BIT REGISTER SUPPLIED BY CALLER TO BE NORMALIZED AND STORED IN A(U(A))  
S38 \* 2 32\_REG - 32-BIT REGISTER SUPPLIED BY CALLER CONTAINING INTERMEDIATE CHARACTERISTIC.  
940 \* 3 IF 64\_REG(31) = "NEGATIVE", THEN  
941 \* 4 SHIFT\_COUNT := 1 (OF LEFT JUSTIFIED 1 BITS IN 64\_REG) - 1  
942 \* 5 ELSE  
943 \* 6 SHIFT\_COUNT := 0 (LEFT JUSTIFIED 0 BITS IN 64\_REG) - 1  
944 \* 7 ENDIF  
945 \* 8 IF SHIFT\_COUNT < 0?"77", THEN  
946 \* 9 SHIFT LEFT CIRCULARLY 64\_REG BY SHIFT\_COUNT  
947 \* 10 32\_REG := 32\_REG - SHIFT\_COUNT ..ADJUST CHARACTERISTIC (ONES COMPLEMENT)  
949 \* 11 ELSE  
950 \* 12 32\_REG := 0  
951 \* 13 ENDIF  
952 \* 14 PELIB

AN/UYA-7 (CP)  
FLOATING POINT SUBROUTINES

14 DEC 79 PAGE 43

FLOATING\_ROUND (PEF C6\_REG, REF 32\_REG)

```
REF PAGE *****
954 * 1   **(1) 64_REG - 64-BIT REGISTER SUPPLIED BY CALLER CONTAINING MANTISSA TO BE ROUNDED.
956 * 2   **(2) 32_REG - 32-BIT REGISTER SUPPLIED BY CALLER CONTAINING CHARACTERISTIC.
958 * 3   IF C6_REG(31,1)>64_REGS(31) "SIGN BIT", THEN
      * 4   IF 64_REGS(3,1) = "NEGATIVE", THEN
      * 5   64_REGS(3,32) := 64_REGS(3,32)-1
      * 6   ELSE
      * 7   64_REGS(3,32) := 64_REGS(3,32)+1
      * 8   ENDIF
      * 9   IF OVERFLOW OCCURRED, THEN
      * 10   CALL FLOATING_OVERFLOW (64_REG, 32_REG)
      * 11   ENDIF
      * 12   ENDIF
      * 13   RETURN
*****
```

NSWC AN/UYK-7 (CP)  
FLOATING POINT SUBROUTINES

14 DEC 79 PAGE 44

ROUND\_UP (REF MANTISSA, REF CHARACTERISTIC)

REF  
PAGE

\* 1 ..(1) MANTISSA - 32-BIT REGISTER SUPPLIED BY CALLER CONTAINING MANTISSA TO BE ROUNDED UP.  
\* 2 ..(2) CHARACTERISTIC - 32-BIT REGISTER SUPPLIED BY CALLER CONTAINING CHARACTERISTIC.  
\* 3 MANTISSA := MANTISSA+1  
\* 4 IF MANTISSA<(31'-1) -> OVERFLOW OCCURRED, THEN  
\* 5 ..NOTE THAT WORKING ONLY WITH POSITIVE QUANTITIES.  
\* 6 MANTISSA := MANTISSA.RL-1 ..ADJUST THE MANTISSA.  
\* 7 CHARACTERISTIC := CHARACTERISTIC+1 ..UPDATE THE CHARACTERISTIC.  
\* 8 ENDIF  
\* 9 RETURN  
\* 0

NSWC

AN/UYK-7 (CP)  
FLOATING POINT SUBROUTINES

DIVICE\_COMPARE (REF 64\_REG, 32\_REG)

REF

PAGE

```
982   *    1    ..(1) 64_REG - 64-BIT REGISTER SUPPLIED BY CALLER CONTAINING DIVIDEND.  
983   *    2    ..(2) 32_REG - 32-BIT REGISTER CONTAINING DIVISOR.  
984   *    3    IF 32_REG<=64_REG(63:32), THEN ..USE 32-BIT UNSIGNED COMPARE.  
985   *    4    64_REG(63:32) := 64_REG(63:32) - 32_REG ..ONES COMPLEMENT SUBTRACT.  
986   *    5    t4_REG(0,1) := 1  
987   *    6    ENDIF  
988   *    7    RETURN
```

14 DEC 79 PAGE 45

NSWC AN/UYK-7 (CP)  
FLOATING POINT SUBROUTINES

FLOATING\_POINT\_ENC (MANTISSA, CHARACTERISTIC)

REF

PAGE \*-----\*

```
990 *   1  ** COMMON CODE FOR TERMINATION OF FLOATING POINT INSTRUCTIONS.  
991 *   2  ..(1) MANTISSA - 32-BIT RESULTANT MANTISSA  
992 *   3  ..(2) CHARACTERISTIC - 32-BIT RESULTANT CHARACTERISTIC.  
993 *   4  IF MANTISSA=0 "RESULT ZERO", THEN  
994 *   5  CHARACTERISTIC = 0 --ZERO THE CHARACTERISTIC.  
995 *   6  ENDIF  
996 *   7  CALL PUT_AREG (U(L)+1, MANTISSA)  
997 *   8  CALL PUT_AREG (U(A), CHARACTERISTIC)  
998 *   9  IF CHARACTERISTIC(L,1)>>CHARACTERISTIC(L,1), THEN  
999 * 10  CALL GENERATE_SYNCHRONOUS_INTERRUPT (*P-R1, FLOATING POINT OVERFLOW)  
1000 * 11  ..ABORT THE INSTRUCTION.  
1001 * 12  ENDIF  
1002 * 13  RETURN  
*-----*
```

14 DEC 79 PAGE 46

HSMC

AN/UYK-7 (CP)

16 DEC 79 PAGE 47

\*\*\*\*\*  
\* CP INSTRUCTION SET \*  
\*\*\*\*\*

14 DEC 79 PAGE 48

AN/UYK-7 (CPI)  
CP INSTRUCTION SET

\_DR(6 \_R(6) ..(REPLACE) INCLUSIVE OR FMT II F=01 D 6 F=03 3

REF

PAGE

```
1005   14   1   CALL OP READ(32,REG(1))"DISPLACE=0" --ACQUIRE OPERAND (Y) AND ALU(A).  
1005   33   2   CALL GET_AREG(U), REPEAT_ACCUMULATOR  
1007   *     3   REPEAT_ACCUMULATOR :> REPEAT_ACCUMULATOR -V- 32_R(6)(1) ..PERFORM INCLUSIVE OR.  
1009   28   4   CALL UPDATEA_REPLACE(REPEAT_ACCUMULATOR, U(A)) ..RESULT GOES TO CMP & POSSIBLY TO MEMORY.  
1011   *     5   RETURN
```

AN/UYK-7 (CP)  
CP INSTRUCTION SET

14 DEC 79 PAGE 49

-SCIE -RSC) .\*(REPLACE) SELECTIVE CLEAR & FMT III F=01 1 E F=03 1

REF	PAGE	
1013	14	1 CALL OP_PED (32_REG(1), "DISPLACE=0) .*(FETCH OPERAND Y) AND A(U(A)).
1015	*	2 32_REG(1) 1. NOT, 32_REG(1).COMPLEMENT Y.
1016	33	3 CALL GET_REG(U(A)), REPEAT_ACCUMULATOR
1017	*	4 REPEAT_ACCUMULATOR := REPEAT_ACCUMULATOR +A. 32_REG(1)
1018	28	5 CALL UPDATE_REPLACE (REPEAT_ACCUMULATOR, U(A)) .*(RESULT GOES CMP & POSSIBLY TO MEMORY.)
1020	*	6 RETURN

AN/UTK-7 (CP)  
CP INSTRUCTION SET

14 DEC 79 PAGE 50

\_RS1E \_RS1S) .. (REPLACE) SELECTIVE SUBSTITUTE F#1 II F=01 2 E F=03 2

REF PAGE \*\*\*\*\*

1022 14 \* 1 CALL OPREAD32\_REG(1), "DISPLACE=0" ..FETCH OPERAND (Y), A[U(A3)], E A[U(U)+1].  
1024 33 \* 2 CALL GET\_AREG(U(A), 32\_REG(2))  
1025 33 \* 3 CALL GET\_AREG(U(Y+1), REPEAT\_ACCUMULATOR)  
1026 \* 4 32\_REG(1) := 32\_REG(1) - A - 32\_REG(2)  
1027 \* 5 REPEAT\_ACCUMULATOR := (REPEAT\_ACCUMULATOR \*A, 1,MDI,32\_REG(2))) ,Y, 32\_REG(1)  
1029 28 \* 6 LCALL UPDATE\_REPLACE\_AREGULATOR, U(A)+1 ..RESULT GOES TO A[U(A)+1] & POSSIBLY TO MEMORY.  
1031 28 \* 7 RETRN  
\*\*\*\*\*

NSWC

AN/UTK-7 (CPI)  
CP INSTRUCTION SET

14 DEC 79 PAGE 51

\_XORIE\_RMOP) ..(REPLACE) EXCLUSIVE OR FNI II F-01 3 & F-03 3

REF

PAGE \*

1033 16 \* 1 CALL GP READ(32\_REG[1], "DISPLACE"=01) /\*FETCH OPERAND (Y1) & A[U(A)].  
1035 33 \* 2 CALL GET\_AREG(U(A)), REPEAT\_ACCUMULATOR  
1036 \* 3 REPEAT\_ACCUMULATOR /\* REPEAT\_ACCUMULATOR -X- 32\_REG[1] /\*PERFORM EXCLUSIVE OR.  
1038 28 \* 4 CALL UPDATEA\_REPLACE(REPEAT\_ACCUMULATOR, U(A)) /\*RESULT GOES TO A[U(A)] & POSSIBLY TO MEMORY.  
1040 \* 5 RETURN  
\* \*

NSWC AN/UYK-7 (CF)  
CP INSTRUCTION SET

-ALPIE\_REPLACE) ADD LOG. PBD. FMT II F=01 4 E F=03 4

REF PAGE \*  
1042 14 \* 1 CALL OP\_READREPETACCUMULATOR,-DISPLACE(F0) ..FETCH OPERAND(Y), A(U(A)) & A(U(A)+1).  
1044 33 \* 2 CALL GET\_ARC((A)), 32\_REG(21)  
1045 33 \* 3 CALL GET\_ARC((A)+1), 32\_REG(31)  
1046 \* 4 REPEAT\_ACCUMULATOR \* (REPEAT\_ACCUMULATOR \*A. 32\_REG(21) + 32\_REG(31)  
1047 \* 5 UPDATE\_FIXED\_POINT\_OVERFLOW(ASR(3,1))  
1048 28 \* 6 CALL UPDATE\_A\_REPLACE(REPEAT\_ACCUMULATOR, U(A)+1) ..RESULT GOES TO CAR & POSSIBLY TO MEMORY.  
1050 \* 7 RETURN  
\* \*\*\*\*\*

14 DEC 79 PAGE 52

NSWC ANUVRK-7 (CPI)  
CP INSTRUCTION SET

14 DEC 79 PAGE 53

\_LLP (\_NLP, \_LLPN, \_RLP, E \_RNLPI)

REF PAGE

```

1052   * 1    .. LOAD, SUBTRACT, AND REPLACE LOGICAL PRODUCT.
1053   * 2    ..FPT 11, F=02 5, Q1 6, 01 7, 03 5, 03 6
1054   * 3    CALL OP_READ (REPEAT_ACCUMULATOR, "DISPLACE=0")
1055   * 4    CALL GET_AREG (U(A)), 32_REG(3))
1056   * 5    REPEAT_ACCUMULATOR := 32_REG(3) .A. REPEAT_ACCUMULATOR ..FORM LOGICAL PRODUCT.
1058   * 6    IF _NLP .OR. _RNLPI, THEN
1059   * 7    CALL GET_AREG (U(A))+1, 32_REG(2))
1060   * 8    REPEAT_ACCUMULATOR := 32_REG(2) - REPEAT_ACCUMULATOR ..ONES COMPLEMENT SUBTRACT.
1062   * 9    UPDATE_FIXED_POINT_OVERFLOW_BIT IN AS(PBIT 3)
1063   * 10
1064   * 11  IF _LLP, THEN
1065   * 12  CALL PUT_AREG (U(A)), REPEAT_ACCUMULATOR)
1066   * 13  ELSE
1067   * 14  CALL UPDATE_REPLACE(REPEAT_ACCUMULATOR, U(A)+1)
1068   * 15  ENDIF
1069   * 16  RETURN

```

NSWC AN/UYK-7 (CP)  
CP INSTRUCTION SET

16 DEC 79 PAGE 54

\_CNT ••COUNT ONES, FMT II, F=02 0

REF PAGE	OPCODE	OPERATION
1071	14 * 1	CALL OP READ (32_REG12), "DISPLACE"=0
1072	14 * 2	REPEAT_ACCUMULATOR I = 0
1073	14 * 3	I := 0
1074	14 * 4	DO WHILE I < 32 . . .LOOP AND COUNT ONES.
1075	14 * 5	IF 32_REG12(I,I), THEN
1076	14 * 6	REPEAT_ACCUMULATOR I = REPEAT_ACCUMULATOR + 1
1077	14 * 7	ENDIF
1078	14 * 8	I := I + 1
1079	14 * 9	ENDDO
1080	36 * 10	CALL PUT_AREG (U1A), REPEAT_ACCUMULATOR, --STORE RESULTS
1081	36 * 11	RETURN

NSWC CP INSTRUCTION SET

14 DEC 79 PAGE 95

\_XR (-XRL) --EXECUTE REMOTE (LOWER). FMT 11. F=02 2. F=02 3

REF PAGE

```
1083   * 1    ** XR EXECUTES ONE INSTRUCTION ONLY 11. E. ONE FULL WORD INSTRUCTION
1084   * 2    ..OR UPPER HALF OF TWO HALF WORD INSTRUCTIONS).
1085   * 3    CALL JUMP_ADDRESS(DISPLACE_0, OPERAND_S, OPERAND_DISPLACEMENT)
1086   * 4    ..DO OPERAND CHECKS FOR JUMP TYPE INSTRUCTIONS. OPERAND BASE REGISTER
1087   * 5    ..AND OPERAND DISPLACEMENT ARE RETURNED.
1088   * 6    32_REG6(3) = OPERAND_DISPLACEMENT
1089   * 7    CALL ADD_S (OPERAND_S, 32_REG(3)) --FIND REMOTE INSTRUCTIONS ABSOLUTE ADDRESS.
1090   * 8    CALL SPI_CHECK (32_REG6(3), INSTRUCTION) --PERFORM INSTRUCTION BREAKPOINT CHECKS.
1091   * 9    CALL SPI_CHECK (U(5)), INSTRUCTION EXECUTE, "P=P", OPERAND_DISPLACEMENT)
1092   * 10   ..PERFORM INSTRUCTION SPI CHECKS
1093   * 11   QDF(2) = U(F2) --SAVE XR, XRL INDICATOR.
1094   * 12   CALL MEMORY_READ (32_REG(3), U, UCS3, INSTRUCTION, "P=P")
1095   * 13   ..FETCH REMOTE INSTRUCTION INTO U REGISTER.
1096   * 14   IE OLOF2 ODD, THEN --ODD--> XRL.
1097   * 15   UU = UL --COPY LOWER HALF WORD INSTRUCTION TO UU.
1098   * 16   ENDIF
1099   * 17   SET EXECUTE_REMOTE_IN_PROGRESS
1100   * 18   DEFINE INSTRUCTION_FORMAT_INDICATOR --I.E. I, II, III, OR IV.
1101   * 19   CALL_DECODE --TRANSFER CONTROL TO APPROPRIATE INSTRUCTION.
1102   * 20   RETURN
1103
1104
```

MSFC AN/UVK-7 (CP)  
CP INSTRUCTION SET

\_SLP ..STORE LOGICAL PRODUCT, FMT II, F=02 4

REF	PAGE	
1106	33	1 CALL GET_AREG (U(A)), REPEAT_ACCUMULATOR)
1107	33	2 CALL GET_AREG (U(A))+1, 32_REG(12)
1108	*	3 REPEAT_ACCUMULATOR = REPEAT_ACCUMULATOR -A, 32_REG(12)
1109	15	4 CALL OP_STORE (REPEAT_ACCUMULATOR, "DISPLAY=0")
1110	*	5 RETRN

16 DEC 79 PAGE 56

NSIC AN/UYK-7 (CP)  
CP INSTRUCTION SET

16 DEC 79 PAGE 57

-SSUM --STORE SUM, FMT III, F=02 S

REF  
PAGE  
\* 1112 33 \* 1 CALL GET\_AREG (U(A)), AF = A7\_ACCUMULATOR )  
\* 1113 33 \* 2 CALL GET\_AREG (U(A)+1), 32\_REG(21)  
\* 1114 \* 3 REPEAT\_ACCUMULATOR = REPEAT\_ACCUMULATOR + 32\_REG(2) --DINES COMPLEMENT ADDITION.  
\* 1115 \* 4 IF OVERFLOW OCCURRED, THEN  
\* 1116 \* 5 ASR(3,2) = 1 --SET FIXED POINT OVERFLOW INDICATOR.  
\* 1117 \* 6 ELSE  
\* 1118 \* 7 ASR(3,1) = 0 --CLEAR FIXED POINT OVERFLOW INDICATOR.  
\* 1119 \* 8 ENDIF  
\* 1120 36 \* 9 CALL PUT\_AREG ( U(A)+1 ), REPEAT\_ACCUMULATOR;  
\* 1121 15 \* 10 CALL EP\_STORE (REPEAT\_ACCUMULATOR, -DISPLACEMENT)  
\* 1122 \* 11 BEGEND

AM/UK-7 (CP)  
CP INSTRUCTION SET

14 DEC 79 PAGE 58

\_SDIF == STORE DIFFERENCE, FMJ II, F=02 6

REF	PAGE	1125	33 * 1	CALL GET_AREG1(A),32 REG(1)
		1126	33 * 2	CALL GET_AREG1(A)+1,REPEAT_ACCUMULATOR
		1127	33 * 3	REPEAT_ACCUMULATOR := REPEAT_ACCUMULATOR - 32_REG(1) --ONES COMPLEMENT.
		1128	4 * 4	IE OVERFLOW OCCURRED, THEN
		1129	5	ASRC(3,1) := 1 --SET FIXED POINT OVERFLOW INDICATION.
		1130	6	ELSE
		1131	6 * 6	ASRF(3,1) := 0 ..CLEAR FIXED POINT OVERFLOW INDICATOR.
		1132	6 * 8	ENDIF
		1133	36 * 9	CALL PUT_AREG1(A)+1,REPEAT_ACCUMULATOR
		1134	15 * 10	CALL OP_STORE(REPEAT_ACCUMULATOR,-DISPLACE=0)
		1135	* 11	RETURN

NSWC

AN/DYK-7 (CP)  
CP INSTRUCTION SET

\_DS .. DOUBLE STORE ACCUMULATORS, FMT 2I, F=02 7

14 DEC 79 PAGE 59

REF PAGE \*\*\*\*\*  
1137 \* 1 SET SPR\_PRIVILEGED\_INSTRUCTION ..INDICATE PRIVILEGED IF SPR{16,11} SET AND UC13 SET.  
1139 \* 2 CALL GET\_AREG(UA),32\_REG(11)  
1140 \* 3 CALL GET\_AREG(UA)+,32\_REG(21)  
1141 \* 4 CALL OP\_STORE(32\_REG(11),"DISPLACE=0")  
1142 \* 5 CALL OP\_STORE(32\_REG(21),"DISPLACE=1")  
1143 \* 6 RETURN  
\*\*\*\*\*

NSwC

AN/UKK-7 (CP)  
CP INSTRUCTION SET

-TSF .. TEST & SET FLAG, FMT II, F=03 7

REF PAGE

```
1145 * 1 IF UC16,1) "INDIRECT ADDRESSING", THEN --NOT ALIGNED (AS PER REP CARD1).  
1147 11 * 2 CALL GENERATE_SYNCHRONOUS_INTERRUPT(-P-M1, CP ILLEGAL INST1) .ABORT THE INSTRUCTION.  
1149 * 3 ENDIF  
1150 14 * 4 CALL OP_REPEAT_ACCUMULATOR, "DISPLACE" 0  
1151 * 5 JE REPEAT_ACCUMULATOR[31:1], THEN  
1152 * 6 ASR[C2,I] := 0 ..NOT EQUAL.  
1153 * 7 ELSE  
1154 * 8 ASR[C2,I] := 1 ..EQUAL.  
1155 * 9 ENDIF  
1156 * 10 REPEAT_ACCUMULATOR[31:1] := 1 ..SET FLAG 611.  
1157 15 * 11 CALL OP_STORE(REPEAT_ACCUMULATOR, "DISPLACE" 0)  
1158 * 12 RETURN
```

14 DEC 79 PAGE 60

NSWC  
ANUWk-7 (CP)  
CP INSTRUCTION SET

14 DEC 79 PAGE 61

-DL -- DOUBLE LOAD, FMT II F=03 0

REF  
PAGE \*\*\*\*\*  
1160 \* 1 SET SPR\_PRIVILEGED\_INSTRUCTION •• INDICATE PRIVILEGED IF SPR[16,1] SET AND U(I) SET.  
1161 \* 2 CALL OP\_FEAR(32\_REG(1), "DISPLACE=0")  
1162 \* 3 CALL OP\_FEAR(32\_REG(2), "DISPLACE=0")  
1163 \* 4 PUT\_AREG(U(A)>32\_REG(1))  
1164 \* 5 PUT\_AREG(U(A)>1,32\_REG(1))  
1165 \* 6 RETURN  
1166 \*

DA (C DAN) .. DOUBLE ADD &amp; SUBTRACT, FMT II, F=05 1 C F=05 2

REF PAGE \*\*\*\*\*

```
1168   * 1   ** NOTE: 64_REG(1) AND 64_REG(2) ARE 64-BIT REGISTERS USED FOR DOUBLE LENGTH INSTRUCTION.
1170   * 2   SET SPR_PRIVILEGED_INSTRUCTION **INDICATE PRIVILEGED IF SPR(6,1) SET AND UFI) SET.
1172   * 3   CALL OP_READ16S_REG(2)(31,32), "DISPLACE=0"
1173   * 4   CALL OP_READ16S_REG(2)(63,32), "DISPLACE=0"
1174   * 5   GET_AREG(UA), 64_REG(1)(31,32), "DISPLACE=1"
1175   * 6   GET_AREG(UA)+1, 64_REG(1)(63,32)
1176   * 7   JE UCF2) * 1, THEN **ADD.
1177   * 8   64_REG(1) := 64_REG(1) + 64_REG(2) **ONES COMPLEMENT DOUBLE ADD.
1178   * 9   ELSE **SUBTRACT.
1179   * 10  64_REG(1) := 64_REG(1) - 64_REG(2) **ONES COMPLEMENT DOUBLE SUBTRACT.
1180   * 11  ENDIF
1181   * 12  IF OVERFLOW, THEN
1182   * 13  ASR(3,-1) := 1 **SET FIXED POINT OVERFLOW INDICATOR.
1183   * 14  ELSE
1184   * 15  ASR(3,1) := 0 **CLEAR FIXED POINT OVERFLOW INDICATOR.
1185   * 16  ENDIF
1186   * 17  PUT_AREG(UA), 64_REG(1)(31,32)
1187   * 18  PUT_AREG(UA)+1, 64_REG(1)(63,32)
1188   * 19  RETURN
*****
```

MSWC AN/URK-7 (ICP)  
CP INSTRUCTION SET

-DC .. DOUBLE COMPARE, FAT II. F=05 3

REF

PAGE

```
1190 * 1   ** NOTE! 64_REG(1) AND 64_REG(2) ARE 64-BIT REGISTERS USED FOR DOUBLE
1191 * 2   ** LENGTH INSTRUCTIONS.
1192 * 3   ** SET SPP_PRIVILEGED_INSTRUCTION **INDICATE PRIVILEGED IF SPRC(16,1) SET AND UC(1) SET.
1193 * 4   CALL GET_AREGU(A)+16_REG1(63,32)
1194 * 5   CALL SET_AREGU((A)64_REG1(11,31,32))
1195 * 6   CALL OP_READ(64_REG1(63,32), "DISPLACE=1")
1196 * 7   CALL OP_READ(64_REG1(63,32), "DISPLACE=0")
1197 * 8   IF 64_REG(1) = 64_REG(2)* THEN
1198 * 9     ASR(2,1) 1= 1 ..SET EQUAL INDICATOR.
1199 * 10   ELSE
1200 * 11     ASR(2,1) 1= 0 ..INDICATE NOT EQUAL.
1201 * 12   ENDIF
1202 * 13   IF 64_REG(1) > 64_REG(2), THEN
1203 * 14     ASR(1,1) 1= 1 ..INDICATE GREATER THAN OR EQUAL.
1204 * 15   ELSE
1205 * 16     ASR(1,1) 1= 0 ..INDICATE LESS THAN.
1206 * 17   ENDIF
1207 * 18   RETURN
1208 * 19
```

14 DEC 79 PAGE 63

LMP .. LOAD BASE & MEMORY PROTECTION, PNT II F-05 4

14 DEC 79 PAGE 64

REF	PAGE	INSTRUCTION
1210	14	CALL OP_READ(132_REG11), "DISPLACE"0) ..INDIRECTION, SPR CBPR CHECKS. UC19,20) IS NOW UPDATED.
1212	14	CALL OP_READ(132_REG12), "DISPLACE"1)
1213	14	CALL GET_BREG(U(63), 32_REG13)
1214	14	32_REG13 := 32_REG13 (5,16) + U(Y)
1215	14	IF 32_REG13(0,1) "000 ADDRESS", THEN
1216	11	CALL GENERATE_SYNCHRONOUS_INTERRUPT(10P-1), CP ILLEGAL INSTRUCTION!
1217	11	..ABORT INSTRUCTION.
1218	8	ELSE
1219	10	IF ASR19,4)=0 "TASK MODE" AND (.NOT. ASR011) "NOT LOAD BASE ENABLE" .OR.
1220	10	U(S)<>7 .OR. U(A)=7), THEN
1221	10	CALL GENERATE_SYNCHRONOUS_INTERRUPT(10P-1), PRIVILEGED INSTRUCTION VIOLATION!
1222	11	11 ..ABORT INSTRUCTION.
1224	12	12 ..ABORT INSTRUCTION.
1225	13	13 ENDIF
1226	14	14 CRR(0,20+U(A)) := 32_REG11 (17,16) ..SET UP THE BASE REGISTER.
1227	15	15 CRR(0,160+U(A)) := 32_REG12 (20,21) ..SET UP ASSOCIATED STORAGE PROTECTION REGISTER.
1229	16	16 CRR(0,170+U(A)) (19,3) := U(53) ..SET UP BASE DESIGNATOR OF ASSOCIATED SIS.
1231	17	17 CRR(0,170+U(A)) (15,16) := 32_REG13 (15,16) ..SET UP DISPLACEMENT OF ASSOCIATED SIS.
1233	18	18 ENDIF
1234	19	19 RETURN

\_FA (\_FAR) ..FLOATING-POINT ADD (WITH ROUND), FMT II, F=06 0 & 06 4

REF PAGE \*\*\*\*\*  
1236 \* 1 CALL FLOATING\_ADD SUB\_M6 (64\_REG(1), 64\_REG(2))  
1237 \* 2 64\_REG(2) = 64\_REG(1) + 64\_REG(1) . 64-BIT ONE'S COMPLEMENT ADD.  
1238 33 \* 3 CALL GET\_AREG (LCA), 32\_REG(1) \* GET INTERMEDIATE CHARACTERISTIC.  
1239 \* 4 IF OVERFLOW OCCURRED, THEN  
1240 41 \* 5 CALL FLOATING\_OVERFLOW (64\_REG(2), 32\_REG(1))  
1241 \* 6 ELSE  
1242 42 \* 7 CALL FLOATING\_NORMALIZE (64\_REG(2), 32\_REG(1))  
1243 \* 8 ENDIF  
1244 \* 9 IF U(F2)=4 "ROUNDING OPTION", THEN  
1245 43 \* 10 CALL FLOATING\_ROUND (64\_REG(2), 32\_REG(1))  
1246 \* 11 ENDIF  
1247 46 \* 12 CALL FLOATING\_POINT\_END (64\_REG(2){63,32}), 32\_REG(1)  
1248 \* 13 RETURN

\*\*\*\*\*

NSWC  
AN/UYK-7 (CP)  
CP INSTRUCTION SET

-FAN { \_FAMR } ..FLOATING-POINT SUBTRACT (ROUND), FMT III, F=Cs 1 C 06 S

REF	PAGE	
1250	*	1 CALL FLOATING_ADD_SUB_HDR (64_REG(1), 64_REG(2))
1251	*	2 64_REG(2) = 64_REG(1) - 64_REG(1) /* 64-BIT ONE'S COMPLEMENT SUBTRACT.
1252	33	3 CALL GET_AREG IU(A), 32_REG(1) /* GET INTERMEDITE CHARACTERISTIC.
1253	*	4 IF OVERFLOW OCCURRED, THEN
1254	41	5 ELSE CALL FLOATING_OVERFLOW 164_REG(2), 32_REG(1)
1255	*	6 ENDIF
1256	42	7 CALL FLOATING_NORMALIZE (64_REG(2), 32_REG(1))
1257	*	8 ENDIF
1258	*	9 IF UF2>F ROUNDING OPTION, THEN
1259	43	10 CALL FLOATING_ROUND 64_REG(2), 32_REG(1)
1260	*	11 ENDIF
1261	46	12 CALL FLOATING_POINT_END (64_REG(2)(63,32), 32_REG(1))
1262	*	13 RETURN

\_FN(\_FMR) ..FLOATING POINT MULTIPLY (ROUND), FTR II, F=0.2 & 0.6 6

```

REF PAGE *****
1264   * 1 SET SPR_PRIVILEGED_INSTRUCTION ..INDICATE PRIVILEGED IF SPEC16,13 SET AND ULLY SET.
1266   * 2 CALL OP_READ(32_REG64), "DISPLACE=0) ..SET MULTIPLIER CHARACTERISTIC FROM MEMORY.
1268   * 3 CALL OP_READ(32_REG11), "DISPLACE=1) ..GET MULTIPLIED MANTISSA FROM MEMORY.
1270   * 4 CALL GET_AREG(ULLA), 32_REG63) ..GET MULTIPLICAND CHARACTERISTIC FROM A(ULLA).
1272   * 5 CALL GET_AREG(ULLA)+1, 32_REG62) ..GET MULTIPLICAND MANTISSA FROM A(ULLA)+1.
1274   * 6 SIGN INDICATOR I= 32_REG61(1)(31,1) ..XOR. 32_REG61(2)(31,1) ..SAVE SIGN FOR RESULT.
1276   * 7 FORCE 32_REG62, "MULTIPLIER" POSITIVE
1277   * 8 IF 32_REG611 = 0, THEN ..MULTIPLY BY ZERO.
1278   * 9 CALL PUT_AREG(ULLA), 32_REG61)
1279   * 10 CALL PUT_AREG(ULLA)+1, 32_REG611)
1280   * 11 RETURN
1281   * 12
1282   * 13 CALL 32_REG63) + 32_REG64) ..FURN THE NEW CHARACTERISTIC.
1283   * 14 CALL DD_MULTIPLY ..32_REG62) X 32_REG61) WITH 64-BIT RESULT PUT IN REPEAT_ACCUMULATOR 6
1285   * 15 SHIFT REPEAT_ACCUMULATOR AND 32_REG611 PAIR LEFT LOGICAL ONE ..CORRECT FOR FRACTIONAL MULTIPLY.
1287   * 16 IF REPEAT_ACCUMULATOR(30,1) = 0, THEN ..NORMALIZE.
1288   * 17 SHIFT REPEAT_ACCUMULATOR AND 32_REG611 PAIR LEFT LOGICAL ONE
1289   * 18 32_REG63) := 32_REG63) - 1 ..UPDATE CHARACTERISTIC.
1290   * 19 ENDIF
1291   * 20 IF UFF2) = 6 "ROUNDING OPTION", THEN
1292   * 21 CALL FLOATING_ROUND (REPEAT_ACCUMULATOR, 32_REG63))
1293   * 22 ENDIF
1294   * 23 IF SIGN_INDICATOR "NEGATIVE", THEN ..DO SIGN CORRECTION.
1295   * 24 REPEAT_ACCUMULATOR := .NOT. REPEAT_ACCUMULATOR
1296   * 25 ENDIF
1297   * 26 CALL FLOATING_POINT_END (REPEAT_ACCUMULATOR, 32_REG63)
1298   * 27 RETURN

```

-FC1\_FDR1 ..FLOATING-POINT DIVIDE (WITH ROUND), FNT II, F-06 3 E 06 7

REF  
PAGE

```

1300   * 1 SET SPR_PRIVILEGED_INSTRUCTION =-INDICATE "PRIVILEGED" IF SPR16,13 SET AND UI11 SET.
1302   * 2 CALL DP_READ (32_REG129, "DISPLACE0") .-GET DIVISION CHARACTERISTIC FROM MEMORY.
1304   * 3 CALL DP_READ (32_REG119, "DISPLACE1") .-GET DIVISION MANTISSA FROM MEMORY.
1306   * 4 CALL GET_AREG (UI16), 32_REG(3) .-GET DIVISION CHARACTERISTIC FROM MANTISSA.
1308   * 5 CALL GET_AREG((UI16), 64_REG(11)(63,32)) .-GET DIVISION MANTISSA FROM AREG(UI16).
1310   * 6 SIGN_IND := 64_REG(11)(63,1) .-GET DIVISION MANTISSA FROM AREG(UI16)+1.
1311   * 7 FURCE 64_REG(11) "DIVIDEND" AND 32_REG(11) "DIVISOR" POSITIVE
1312   * 8 IF 64_REG(11)(63,32) = 0 DIVIDEND = 0, THEN
1313   * 9 32_REG(3) := 0 ..FORCE DIVIDEND CHARACTERISTIC TO ZERO.
1314   * 10 ENDIF
1315   * 11 IF 32_REG(11) = 0 "DIVISOR ZERO", THEN
1316   * 12 CALL GENERATE_SYNCHRONOUS_INTERRUPT ("P=1"), FLOATING POINT OVERFLOW)
1317   * 13 ENDIF
1318   * 14 32_REG(13) := 32_REG(12) ..COMPUTE INTERMEDIATE CHARACTERISTIC.
1320   * 15 CALL DIVIDE_COMPARE (64_REG(11), 32_REG(11))
1321   * 16 COUNT := 31
1322   * 17 BG WHILE COUNT > 0
1323   * 18 64_REG(11) := 64_REG(11) *ALL - 1
1324   * 19 CALL DIVIDE_COMPARE (64_REG(11), 32_REG(11))
1325   * 20 COUNT := COUNT -1
1326   * 21 ENDOD ..END WHILE.
1327   * 22 64_REG := 64_REG SHIFTED LEFT CIRCULAR 32 BITS
1328   * 23 ..64_REG CAN NOW SHARE TERMINATION LOGIC WITH OTHER FLOATING POINT ROUTINES.
1329   * 24 ..NOTES: 64_REG(63,32) NOW HAS THE QUOTIENT AND 64_REG(31,32) HAS THE REMAINDER.
1330   * 25 IF UCF2>3 "NO ROUNDING", THEN
1331   * 26 IF 64_REG(11)(63,1)=1 "OVERFLOW OCCURRED", THEN
1332   * 27 CALL FLOATING_OVERFLOW (64_REG(11), 32_REG(13)) ..UPDATE MANTISSA AND CHARACTERISTIC.
1333   * 28 ENDIF
1334   * 29 ELSE .."ROUNDING".
1335   * 30 IF 64_REG(11)(63,1)=1 "OVERFLOW OCCURRED", THEN
1336   * 31 64_REG(11)(32,1) := 64_REG(11)(32,1) ..SAVE ROUND INDICATOR.
1337   * 32 CALL FLOATING_OVERFLOW (64_REG(11), 32_REG(13)) ..UPDATE MANTISSA AND CHARACTERISTIC.
1338   * 33 ENDIF
1339   * 34 CALL ROUND_UP (64_REG(11)(63,32), 32_REG(13))
1340   * 35 ENDIF
1341   * 36 CALL ROUND_UP (64_REG(11)(63,32), 32_REG(13))
1342   * 37 64_REG(11)(31,32) := 64_REG(11)(31,32) - (32_REG(11)/2) ..REMAINDER MINTUS 1/2 THE DIVISOR.
1343   * 38 IF 64_REG(11)(31,32) POSITIVE, THEN ..ROUND UP.
1344   * 39 CALL ROUND_UP (64_REG(11)(63,32), 32_REG(13))
1345   * 40 ENDIF
1346   * 41 ENDIF
1347   * 42 IF SIGN_IND SET, THEN ..CORRECT SIGN.
1348   * 43 64_REG(11)(63,32) := .NOT1. 64_REG(11)(63,32)
1349   * 44 ENDIF
1350   * 45 ENDIF
1351   * 46 CALL FLOATINT_POINT_END (64_REG(11)(63,32), 32_REG(13)) ..FINISH THE INSTRUCTION.
1352   * 47 RETURN
1353   * 48

```

NSWC AN/UYK-7 (CP)  
CP INSTRUCTION SET

\_X5 ..ENTER EXECUTIVE STATE, FM1 II F=07 O A=0

REF PAGE \*\*\*\*\*  
1360 \* 1 IE UC1) "INDICTION", THEN  
1361 18 \* 2 CALL IA\_SEQUENCE(DUMMY PARAMETERS) --OP\_READ NOT USED SINCE OPERAND IS NOT FETCHED.  
1362 \* 3 ENDIF  
1363 34 \* 4 CALL GET\_BREG (UC(B),32,REG(1))  
1364 35 \* 5 CODE I\_U5Y1 + 32\_PEGC1(15,16) .16-BIT ISC TO BE STORED UPON INTERRUPT.  
1365 11 \* 6 CALL GENERATE\_SYNCHRONOUS\_INTERRUPT (\*P-\*G, ENTER EXECUTIVE STATE, CODE1)  
1366 \* 7 SEIUEJ  
1367 \* 8 \*\*\*\*\*

IPI .. INTERPROCESSOR INTERRUPT, FMT II F=07 G A=1

REF  
PAGE

```
*      * 1 IF ASR(19,4)=0 "TASK MODE", THEN
1371   11   * 2   CALL GENERATE_SYNCHRONOUS_INTERRUPT ("P->1, PRIVILEGED INSTRUCTION VIOLATION")
1372   12   * 3   ..ABORT INSTRUCTION.
1373   13   * 4
1374   14   * 5 IF UC(1) "INDIRECTION", THEN
1375   15   * 6   CALL TA_SEQUENCE (OUNTY PARAMETERS) ..EP_READ NOT USED SINCE OPERAND IS NOT FETCHED.
1376   16   * 7
1377   17   * 8   ENDIF
1378   18   * 9   CALL GET_REG (UC(8), 32_REG(1))
1379   19   * 10  32_REG(1) := UC(Y) + 32_REG(1) --16-BIT QUANTITY.
1380   20   * 11  IF 32_REG(1)<15,1>, THEN
1381   21   * 12  32_REG(1)(CPB,1) := 0 ..PREVENT INTERRUPTION OF SELF.
1382   22   * 13  ENDIF
1383   23   * 14  I := 0
1384   24   * 15  ED WHILE I<8
1385   25   * 16  IF 32_REG(1)(CPB,1), THEN
1386   26   * 17    SEND INTERPROCESSOR INTERRUPT TO CPU1
1387   27   * 18  ENDIF
1388   28   * 19  I := I+1
1389   29   * 20  ENDIF
1390   30   * 21  RETURN
```

MSMC AN/UYK-7 (CP)  
CP INSTRUCTION SET

-AEI (C -PEI) ..ALIGN & PREVENT ENABLE INTERRUPTS, FMT III F=07 1 E 2

```

REF PAGE *****
PAGE * 1 IF ASR(C9,4)=0 "TASK MODE", THEN
      * 2 CALL GENERATE_SYNCHRONOUS_INTERRUPT ("P-",1, PRIVILEGED INSTRUCTION VIOLATION)
1395 11 * 3 ..ABORT INSTRUCTION.
1396 12 * 4 ELSE
      * 5 IF U(1) "INDIRECTION", THEN
          * 6 CALL IA_SEQUENCE (DUMMY PARAMETERS) ..OP_READ NOT USED SINCE OPERAND IS NOT FETCHED.
1400 17 * 7 ENDIF
1401 18 * 8 CALL GET_BREG(U(8), 32, REG(1)) ..COMPUTE LOW 16-BITS OF O_BUS.
1403 19 * 9 CALL GET_BREG(U(8), 32, REG(1)) ..COMPUTE HIGH 16-BITS OF O_BUS.
1404 20 * 10 INITIATE AN IUC REQUEST ON IUC(U(A),A,3)
1405 21 * 11 C_BUS := IUC(F1..LL-263 + 32*REG(1){15,16}) ..FUNCTION CODE AND VALUE TO O_BUS.
1406 22 * 12 SEND O_BUS TO IUC(U(A))-A,3
1407 23 * 13 IF REQUEST NOT HONORED -OR- O_BUS NOT RECEIVED WITHIN ACCEPTABLE TIME FRAME, THEN
1409 24 * 14 CALL GENERATE_SYNCHRONOUS_INTERRUPT ("P-",1, CP-IUC COMMAND RESUME, U(A));
1410 25 * 15 ..ABORT INSTRUCTION.
1411 26 * 16 ENDIF
1412 27 * 17 ENDIF
1413 28 * 18 RETURN
1414 29 *
1415 30 *
1416 31 *

```

NSWC  
AN/UVK-7 (CP)  
CP INSTRUCTION SET

14 DEC 79 PAGE 72

\_LIM ==>JAD, ENABLE IOC MONITOR CLOCK, FMT II F=07 3

REF PAGE \*\*\*\*\*  
1418 \* 1 IF ASFC19,4)=0 "MASK MODE", THEN  
1419 \* 2 CALL GENERATE\_SYNCHRONOUS\_INTERRUPT {"P"}, PRIVILEGED INSTRUCTION VIOLATION.  
1420 \* 3 ..ABORT THE INSTRUCTION.  
1422 \* 4 ELSE  
1423 \* 5 IF U(I) "INDIRECTION", THEN  
1424 \* 6 CALL TA\_SEQUENCE (OURRY PARAMETERS) ..OP\_PREAD NOT USED SINCE OPERAND IS NOT FETCHED.  
1426 \* 7 ENDIF  
1427 \* 8 CALL GET\_BREGU(0), 32\_REGC11  
1428 \* 9 32\_REGC11 := UCY1 + 32\_REGC11 ..COMPUTE LGW 16-BITS OF O\_BUS.  
1429 \* 10 INITIATE AN IOC REQUEST ON IOC(U(I)).A.3  
1430 \* 11 O\_BUS := (UCF1).LL.261 + (UCF2).LL.201 + 32\_REGC11(K5,16) ..FUNCTION CODE AND VALUE TO O\_BUS.  
1~32 \* 12 SEND O\_BUS TO IOC(U(A)).A.3  
1433 \* 13 IF REQUEST NOT MONORED ..OK. O\_BUS NOT RECEIVED WITHIN ACCEPTABLE TIME FRAME, THEN  
1435 \* 14 CALL GENERATE\_SYNCHRONOUS\_INTERRUPT ("P=1, CP-ICC COMMAND RESUME, U(A))  
1436 \* 15 ..ABORT INSTRUCTION.  
1437 \* 16 ENDIF  
1438 \* 17 ENDIF  
1439 \* 18 RETURN  
\*\*\*\*\*

\_IO ..INITIATE I/C. FMT II F=07 \*

REF  
PAGE

```

1441   * 1 IF ASF(15,4)=0 "TASK MODE", THEN
1442   11   * 2 CALL GENERATE_SYNCNCGUS_INTERRUPT ("P=1"), PRIVILEGED INSTRUCTION VIOLATION
1443   * 3 ..ABORT THE INFILTRATION.
1444
1445   * 4 ELSE
1446   * 5   IF U(1) "INPECT ADDRESSING", THEN
1447   18   * 6     CALL IA_SEQUENCE (S_DESIGNATOR, Y, DUMMY PARAMETERS) ..DO CASCADING AS REQUIRED.
1448   * 7     ELSE ..DEFINE MCFPAL BASE (S) REGISTER DESIGNATOR & DISPLACEMENT.
1449   * 8       S_DESIGNATOR := U(5) ..DEFINE BASE (S) REGISTER SELECTOR.
1450   * 9       CALL GET_REG (U(6), 32, REG1)
1451   34   * 10      Y := U(") + 32_REG1)(15) ..COMPUTE DISPLACEMENT.
1452   * 11     ENDIF
1453   * 12     CALL ADD_S (S_DESIGNATOR, Y) ..COMPLETE ABSOLUTE ADDRESS.
1454   32   * 13     INITIATE AN I/C REQUEST ON IOCT(UA).A.3).
1455   * 14     C_BUS := U(F).LL.26 + U(F2).LL.29 + Y(17) ..FUNCTION DESIGNATORS & ABSOLUTE ADDRESS.
1456   * 15     SEND C BUS TO ICC(UA).A.31
1457   * 16     IF .NOT. (I/C REQUEST MONOSED .OR. Q_BUS RECEIVED) WITHIN ACCEPTABLE TIME FRAME, THEN
1458   * 17       CALL GENERATE_SYNCNCGUS_INTERRUPT (*P=1, ICC COMMAND RESUME, U(A).A.31)
1459   * 18       ..ABORT THIS INSTRUCTION.
1460
1461   * 19     ENDIF
1462   * 20
1463   * 21     RETURN

```

NSNC

ANS/CRK-7 (CP)  
CF INSTRUCTION SET

14 DEC 79 PAGE 74

\_16 . . INTERRUPT RETURN, FMT II f=07 5

REF

PAGE \*

```
1468 * 1 IF ASPL(9,4)=0 ."TASK MODE", THEN  
1469 * 2 CALL GENERATE_SYNCHRONOUS_INTERRUPT ("P=1, PRIVILEGED INSTRUCTION VIOLATION")  
1470 * 3 . .ABORT THIS INSTRUCTION.  
1471 * 4 ELSE CLASS 1 = CURRENT_INTERRUPT_LEVEL (STATE) ..AS INDICATED BY ACTIVE STATUS REGISTER.  
1472 * 5 ASR := CMR10*35*(4*CLASS) ..PSTOKE ACTIVE STATUS REGISTEP.  
1473 * 6 P := CMR10*137*(4*CLASS) ..RESTOPE PROGRAM COUNTER.  
1474 * 7  
1475 * 8 ENDIF  
1476 * 9 RETURN  
1477 * 0  
1478 *
```

RP ..REPEAT, FMT II F=07 6

REF	PAGE	1	.. THE INSTRUCTION SEQUENCE WILL CHECK FOR REPEATABILITY OF THE NEXT 2 .. INSTRUCTION, AND IF REPEATABLE THE REPEAT INDICATOR WILL BE SET. 3 .. SHOULD THE NEXT INSTRUCTION BE FOUND NOT TO BE REPEATABLE (AS PER 4 .. THE REPERTOIRE CARD), THAT INSTRUCTION WILL BE ABORTED AND REPEAT 5 .. MODE TERMINATED.	/* 6 .. IF U(C1) "INDIRECT ADDRESSING", THEN 7 .. CALL IA_SEQUENCE (DUMMY PARAMETERS) .. DO CASCADING AS REQUIRED. 8 .. ENDIF 9 .. IF B(7) = 0, THEN .. SKIP NEXT INSTRUCTION. 10 .. P(D) := P(D) + 1 .. INCREMENT PROGRAM COUNTER TO THE ADDRESS JUST AFTER THAT OF THE REPEATED 11 .. INSTRUCTION. 12 .. ELSE .. EXECUTE NEXT INSTRUCTION B(7) TIMES OR UNTIL THE CONDITION INDICATED BY U(A). 13 .. SET REPEAT_PENDING INDICATOR 14 .. SAVE U(A) & U(B) IN REPEAT_AB FOR REPEAT_SEQUENCE USAGE 15 .. SAVE U(SY) IN REPEAT_SY 16 .. ENDIF */
1480	*	*	*	*
1481	*	*	*	*
1482	*	*	*	*
1483	*	*	*	*
1484	*	*	*	*
1485	*	*	*	*
1486	*	*	*	*
1487	*	*	*	*
1488	*	*	*	*
1489	*	*	*	*
1490	*	*	*	*
1491	*	*	*	*
1492	*	*	*	*
1493	*	*	*	*
1494	*	*	*	*
1495	*	*	*	*
1496	*	*	*	*
1497	*	*	*	*

NSC

AB/CLK-7 (CF)  
CP INSTRUCTION SET

-LA .= LOAD ACCUMULATOR WITH MEMORY CONTENTS, FMT I F=10

REF

PAGE

1499      1      1      CALL GPREAD (REPEAT\_ACCUMULATOR, "DISPLACE01 ..FETCH OPERAND AS PER K DESIGNATOR.  
1501      2      2      CALL PUT\_AREG (LFA), REPEAT\_ACCUMULATOR  
1502      3      3      EEL1E  
\*\*\*\*\*

14 DEC 79 PAGE 76

NSWC AN/UYK-7 [CPI]  
CP INSTRUCTION SET

14 DEC 79 PAGE 77

\_LKB ..LOAD ACCUMULATOR & INDEX B, FMT 1, Fall

REF PAGE \*\*\*\*\*  
1504 \* 1 SET SPR\_PRIVILEGED\_INSTRUCTION\_INDICATOR ..LKB IS A SPECIAL CASE FOR SPR(16,1)=1 & INDIRECT  
\* ADDRESSING.  
1506 \* 2 CALL OP\_READ (REF=1), "DISPLACE"=0  
\* 3 CALL PUT\_AREG (LKA), REPEAT\_ACCUMULATOR  
1507 \* 4 CALL GET\_BREG (LKB), 32\_REG(1)  
1508 \* 5 32\_REG(1) := 32\_P6(1){15} + 1 ..INCREMENT INDEX (B) REGISTER VALUE.  
1509 \* 6 CALL PUT\_BREG (LKB), 32\_REG(1)  
1510 \* 7 BEJMS  
1511 \*

AN/UVK-7 (CP)  
CP INSTRUCTION SET

14 DEC 79 PAGE 78

\_LDIF ==LOAD DIFFERENCE, FMT I, F=12

REF PAGE \*\*\*\*\*

1513	*	1	CALL OP_PEAAC (REPEAT_ACCUMULATOR, "DISPLACE" 0)
1514	*	2	CALL GET_AREG (UCA), 32-REG(2)
1515	*	3	REPEAT_ACCUMULATOR := REPEAT_ACCUMULATOR - 32_REG(2) ..DIES COMPLEMENT SUBTRACT.
1517	*	4	UPDATE FIXED POINT OVERFLOW BIT IN ASR (BIT 3)
1516	*	5	CALL PUT_AREG (UCA)+1, REPEAT_ACCUMULATOR)
1519	*	6	RETURNS

NSWC AN/UYK-7 (UCP)  
CP INSTRUCTION SET

16 DEC 79 PAGE 79

\_ANA ==SUBTRACT A, FMT I, F=13

REF  
PAGE

1521	14	*	1	CALL UP_READ (32_REG, "DISPLACE"=0)
1522	33	*	2	CALL GET_REG (U(A), REPEAT_ACCUMULATOR)
1523	*	*	3	REPEAT_ACCUMULATOR = REPEAT_ACCUMULATOR - 32_REG(2) ==ONES COMPLEMENT SUBTRACT.
1525	*	*	4	UPDATE FIXED PCINT CVERFLOW BIT IN ASR (BIT 3)
1526	36	*	5	CALL PUT_REG (U(A), REPEAT_ACCUMULATOR)
1527	*	*	6	RETURN

NSWC

AN/UYK-7 (CP)  
CP INSTRUCTION SET

\_AA ..ADD A, FRT I, F=14

14 DEC 79 PAGE 80

REF PAGE \*\*\*\*\*

1529	16	*	1	CALL OP_READ (32_REG(2), "DISPLACE" 0)
1530	33	*	2	CALL GET_AREG (U(A)), REPEAT_ACCUMULATOR)
1531	*	3	REPEAT_ACCUMULATOR := REPEAT_ACCUMULATOR + 32_REG(2) ..ONES COMPLEMENT ADDITION.	
1533	*	4	UPDATE FIXED POINT OVERFLOW BIT IN ASR (BIT 3)	
1534	36	*	5	CALL PUT_AREG (U(A)), REPEAT_ACCUMULATOR)
1535	*	6	*	RETURNS
		*	*	*****

NSWC AN/UYK-7 (CP)  
CP INSTRUCTION SET

14 SEC 79 PAGE 81

LSUM ..LOAD SUM, FMT I, F=15

REF PAGE \*\*\*\*\*

```
1537    14   * 1 CALL CP_READ(32_REG(2), "DISPLACED")
1538    33   * 2 CALL GET_AREG([A], REPEAT_ACCUMULATOR)
1539    * 3 REPEAT_ACCUMULATOR := REPEAT_ACCUMULATOR + 32_REG(2) **ONES COMPLEMENT ADDITION**
1540    * 4 UPDATE FIXED POINT OVERFLOW BIT IN ASR (BIT 3)
1541    36   * 5 CALL PUT_AREG([A]+1, REPEAT_ACCUMULATOR)
1542    * 6 RETURN
1543    * 7 *****
```

MSUC

ANSIUK-7 (ICP)  
CP INSTRUCTION SET

\_LNA --LOAD NEGATIVE, FMT I, F=16

REF PAGE \*\*\*\*\*

1545	14	*	1	CALL OP_READ (REPEAT_ACCUMULATOR, "DISPLACE" 0)
1546	*	2	*	REPEAT_ACCUMULATOR :- REPEAT_ACCUMULATOR ..ONES COMPLEMENT.
1547	36	*	3	CALL PUT_AREC (U(A), REPEAT_ACCUMULATOR)
1548	*	4	*	RETURN

MSMC

AN/UVK-7 (CP)  
CP INSTRUCTION SET

14 DEC 79 PAGE 63

\_LN ..LOAD MAGNITUDE, FRT 1, FR=17

REF

PAGE \*\*\*\*\*

```
1550 14 * 1 CALL OP_READ (REPEAT_ACCUMULATOR, "DISPLACE" 0)
1551 * * 2 IF REPEAT_ACCUMULATOR < 0, THEN
1552 * * 3 REPEAT_ACCUMULATOR := - REPEAT_ACCUMULATOR == ONES COMPLEMENT.
1553 * * 4 ENDIF
1554 36 * 5 CALL PUT_AREG(UCA), REPEAT_ACCUMULATOR)
1555 * * 6 RETIME
* *
```

AN/UVK-7 'CPI'  
CP INSTRUCTION SET

\_L8 ..LOAD B, FR1 I F=20

REF	PAGE	1	2	3	4	5	6
1557	*	• Y -> R(C1A)(C1S)					
1558	14	CALL OP_READ(32_REG(1), "DISPLACE"=0)					
1559	34	CALL GET_AREG(U(A), 32_REG(2))					
1560	*	32_REG(1)C19,3) => 32_REG(1?C19,3)					
1561	37	CALL PUT_AREG(U(A), 32_REG(1))					
1562	*	RETURNS					

NSMC AN/UVK-7 (CP)  
CP INSTRUCTION SET

14 DEC 79 PAGE 85

-38 . .ADD B, INT 1 F = 21

REF PAGE \*\*\*\*\*  
1564 \* 1 :: B(LU(A))(15) \* Y -> B(LU(A))(15)  
1565 \* 2 CALL CP\_READ(12, REG(1), "DISPLACE=0")  
1566 \* 3 CALL GET\_BREG(U(A), 32\_REG(2))  
1567 \* 4 32\_REG(3) := REPEAT\_ACCUMULATOR(15)  
1568 \* 5 32\_REG(3) := 22\_REG(3) + 32\_REG(1) ..ONES COMPLEMENT ADDITION.  
1569 \* 6 REPEAT\_ACCUMULATOR(15) :: 32\_REG(3)  
1570 \* 7 CALL PUT\_BREG(U(A), REPEAT\_ACCUMULATOR)  
1571 \* 8 RETBN  
\*\*\*\*\*

NSMC

AN/UYK-7 (CP)  
CP INSTRUCTION SET

- AND ..SUBTRACT B, F#1 I, F=22

14 DEC 79 PAGE 86

REF  
PAGE

1573	*	1	.. BIU(CA))(15)-Y -> BIU(CA))(15)
1574	*	2	CALL OP_READ(32_REG(1), "DISPLACE=0")
1575	*	3	CALL GET_BREG(U(A), REPEAT_ACCUMULATOR)
1576	*	4	32_REG(3) := REPEAT_ACCUMULATOR(15)
1577	*	5	32_REG(3) := 32_REG(3) - 32_REG(1) ..DIVES COMPLEMENT SUBTRACTION.
1578	*	6	REPEAT_ACCUMULATOR(15) := 32_REG(3)
1579	*	7	CALL PUT_BREG(U(A), REPEAT_ACCUMULATOR)
1580	*	8	RETURN

NSUC  
AN/UVK-7 (CP)  
CP INSTRUCTION SET

\_SB - STORE B FMT I, F=23

RUR  
PAGE \*\*\*\*\*

1582	*	*	1	.. BLUCA) : {15} -> Y
1583	34	*	2	CALL GET-BREG(UCA), REPEAT_ACCUMULATOR
1584	*	*	3	REPEAT_ACCUMULATOR == REPEAT_ACCUMULATOR{15}
1585	15	*	4	CALL OP_STORE{REPEAT_ACCUMULATOR, "DISPLACE" 0} ..REPEAT_ACCUMULATOR -> MEMORY.
1587	*	*	5	RETURN

14 DEC 79 PAGE 66

MSMC AN/UYK-7 (CP)  
CP INSTRUCTION SET

-SA ..STORE A FMT I, F=24

REF PAGE \*\*\*\*\*

1599	*	1	** A1U(A1) -> V
1599	*	2	CALL GET_AREG(UA), REPEAT_ACCUMULATOR
1591	*	3	CALL OP_STORE(REPEAT_ACCUMULATOR, "DISPLACE= 0")
1592	*	4	RETURB

NSMC AN/UYK-7 (CP)  
CP INSTRUCTION SET

14 DEC 79 PAGE 89

\_SIB ..STORE A & INDEX B FMT I, F=25

REF PAGE \*\*\*\*\*  
1594 \* 1 \*\* ALU(A)) -> Y, B(U(CB)) := BLU(B))+1  
1595 \* 2 SET SPR\_PRIVILEGED\_INSTRUCTION\_INDICATOR  
1596 \* 3 CALL\_SA  
1597 \* 4 CALL\_GET\_BREGIU(CB), 32\_REG(11)  
1598 \* 5 32\_REG(115) := 32\_REG(11){15}+1  
1599 \* 6 CALL\_PUT\_BREGIU(CB), 32\_REG(11)  
1600 \* 7 RETURN

NSWC

AN/UYK-7 (CP)  
CP INSTRUCTION SET

-SNA •• STORE NEGATIVE FHI I, F=26

REF

PAGE \*\*\*\*\*

1602	*	1	•• (NOT_A1U(CA)) -> Y
1603	*	2	CALL GET_AREG(U(C)), REPEAT_ACCUMULATOR
1604	*	3	REPEAT_ACCUMULATOR •• (NOT_Y) REPEAT_ACCUMULATOR
1605	*	4	CALL OP_STORE(REPEAT_ACCUMULATOR, "DISPLACE=0")
1606	*	5	RETURN

14 DEC 79 PAGE 90

14 DEC 79 PAGE 91  
AN/UYK-7 (CP)  
CP INSTRUCTION SET

-SM --STORE MAGNITUDE FMT I, F=27

REF

PAGE \*\*\*\*\*  
1608 33 \* 1 CALL GET\_AREGIUTA),REPEAT\_ACCUMULATOR,  
1609 \* 2 IF REPEAT\_ACCUMULATOR(31,1) = 1, THEN  
1610 \* 3 REPEAT\_ACCUMULATOR != .NOT. REPEAT\_ACCUMULATOR  
1611 \* 4 ENDIF  
1612 15 \* 5 CALL OP\_STORE#REPEAT\_ACCUMULATOR, "DISPLAY=0"  
1613 \* 6 RETURN  
\*\*\*\*\*

NSMC

A<sub>N</sub>/UYK-7 (CP)  
CP INSTRUCTION SET

-B2 (\_BS) ..CLEAR & SET BIT, FMT I, F=32 E F=33

REF PAGE \*\*\*\*\*

```
1615 * 1 32_REG(2) /* UCAK) ..SAVE K FIELD & FORCE FULL WORD.  
1616 * 2 U(K) := FULL WORD TYPE  
1617 14 * 3 CALL OP_REPEAT_ACCUMULATOR, "DISPLACE=0"  
1618 * 4 IF U(F) EVEN, THEN  
1619 * 5 CLEAR BIT INSTRUCTION.  
1620 * 6 REPEAT_ACCUMULATOR(32_REG(2){4}),1) := 0  
1621 * 7 ELSE ..SET BIT INSTRUCTION.  
1622 * 8 REPEAT_ACCUMULATOR(32_REG(2){4}),1) := 1  
1623 * 9 ENDIE  
1624 * 10 CALL_REPLACE(REPEAT_ACCUMULATOR) ..UPDATE IN MEMORY.  
1625 * 11 RETURN  
*****
```

14 DEC 79 PAGE 92

NSWC

AN/UYK-7 (CP)  
CP INSTRUCTION SET

14 DEC 79 PAGE 93

-RA [C \_RAH] ..REPLACE ADD (SUBTRACT), FMT I, F=34 & F=36

REF PAGE \*\*\*\*\*  
1627 \* 1 CALL OP\_READ (REPEAT\_ACCUMULATOR, "DISPLACE"0) ..FETCH OPERAND (Y) UNDER K DESIGNATOR CONTROL.  
1629 \* 2 CALL GET\_AREC (U(A), 32\_REG(1))  
1630 \* 3 IF U(F)=0,34, "REPLACE ADD", THEN  
1631 \* 4 REPEAT\_ACCUMULATOR := REPEAT\_ACCUMULATOR + 32\_REG(1) ..ONES COMPLEMENT ADDITION.  
1632 \* 5 ELSE ..REPLACE SUBTRACT (F=36).  
1633 \* 6 REPEAT\_ACCUMULATOR := REPEAT\_ACCUMULATOR - 32\_REG(1) ..ONES COMPLEMENT SUBTRACTION.  
1634 \* 7 ENDIF  
1635 \* 8 UPDATE FIXED POINT OVERFLOW (ASR(3,1))  
1636 \* 9 CALL UPDATE\_REPLACE (REPEAT\_ACCUMULATOR, U(A)+1)  
1637 \* 10 RETURN  
\*\*\*\*\*

NSWC AN/UYK-7 (CP)  
CP INSTRUCTION SET

14 DEC 79 PAGE 94

-RI (C\_R0) ..REPLACE\_INCREMENT (DECREMENT), FMT I, F=35 C F=37

REF

PAGE \*\*\*\*\*  
\*\*\*\*\*  
1641 14 \* 1 CALL OP\_READ (REPEAT\_ACCUMULATOR, "DISPLACE=0")  
1642 \* 2 IF U(F)=0:35: "REPLACE\_INCREMENT", THEN  
1643 \* 3 REPEAT\_ACCUMULATOR := REPEAT\_ACCUMULATOR + 1 ..ONES COMPLEMENT.  
1644 \* 4 ELSE .."REPLACE DECREMENT".  
1645 \* 5 REPEAT\_ACCUMULATOR := REPEAT\_ACCUMULATOR - 1 ..ONES COMPLEMENT.  
1646 \* 6 ENDIF  
1647 \* 7 UPDATE FIXED POINT OVERFLOW (ASR(3,1))  
1648 \* 8 CALL UPDATE\_REPLACE (REPEAT\_ACCUMULATOR, U(A))  
1649 \* 9 RETURN  
\*\*\*\*\*

AM/UTK-7 (CP)  
CP INSTRUCTION SET  
14 DEC 79 PAGE 95

\*\*MULTIPLY A, FPT I, F=4C

NSC PAGE \*\*\*\*

```
1651    * 1  ** A(L(A))-> A(L(A)-1) E A(L(A))  
1652    33 * 2  CALL GET_AREG L(CA), 32_PEG(2) **GET MULTIPLICAND.  
1653    14 * 3  CALL CP_REGC(32_REG(1), "DISPLACE=0) **GET MULTIPLIER.  
1654    * 4  SIGN_INDICATOR = 32_PEG(1)(31,1) XOR 32_PEG(2)(31,1) ..REMEMBER SIGN FOR RESULT.  
1655    5b * 5  CALL DC_MULTIPLY ..DO ACTUAL MULTIPLICATION.  
1656    * 6  ** SIGN_INDICATOR =NEGATIVE", THEN **NEGATE ANSWER.  
1657    * 7  REPEAT_ACUMULATOR =NOT(NOT(32_REG(1))..NOT(32_PEG(1))  
1658    * 8  ENDIE  
1659    36 * 9  CALL PUT_AREG (L(A)+1, REPEAT_ACUMULATOR) ..STORE MOST SIGNIFICANT BITS.  
1660    36 * 10  CALL PUT_AREG (L(A), 32_REG(1)) ..STORE LEAST SIGNIFICANT BITS.  
1661    * 11  RETURB  
1662    * 12  ****
```

DO\_MULTIPLY

```

REF PAGE *****
1659   * 1   ** MULTIPLY 32_REG(2) BY 32_REG(1) WITH RESULT IN REPEAT_ACCUMULATOR C 32_REG(1),
1667   * 2   * CARRYING THE UTM-7 ALGORITHM (AS PER "UTM-7 LEARNER'S GUIDE IJN 1973) PAGE 423).
1659   * 3   * FCCE 32_REG(1) POSITIVE & 32_REG(2) NEGATIVE USING ONES COMPLEMENT OPERATIONS.
1671   * 4   * REPEAT_ACCUMULATOR := 0; MS_CARRY := 0 *OFF*; COUNT := 16
1672   * 5   * DC WHILE COUNT>0
1673   * 6   * DC CASE 32_REG(1)(1,2)
1674   * 7   * NO
1675   * 8   * IF *B-CARRY*, THEN
1676   * 9   *   REPEAT_ACCUMULATOR := REPEAT_ACCUMULATOR-32_REG(2); MS_CARRY := 0
1677   * 10  *   ONES COMPLEMENT SUBTRACT, END AROUND BORROW FORCED.
1678   * 11  * ENDIF
1679   * 12  * 32_REG(1)=32_REG(1).RL.2; 32_REG(1)(31,2)=REPEAT_ACCUMULATOR(1,2)
1680   * 13  * REPEAT_ACCUMULATOR := REPEAT_ACCUMULATOR(1,2)
1681   * 14  * \\\
1682   * 15  * IF MS_CARRY, THEN
1683   * 16  *   REPEAT_ACCUMULATOR:=REPEAT_ACCUMULATOR-(32_REG(2).LC.1); MS_CARRY=0
1684   * 17  *   ONES COMPLEMENT SUBTRACT, END AROUND BORROW FORCED.
1685   * 18  *
1686   * 19  * ELSE
1687   * 20  * REPEAT_ACCUMULATOR := REPEAT_ACCUMULATOR-32_REG(2)) -ONES COMPLEMENT SUBTRACT.
1688   * 21  * ENDIF
1689   * 22  * 32_REG(1)=32_REG(1), RL.21 32_REG(1)(1,2)=REPEAT_ACCUMULATOR(1,2)
1690   * 23  * REPEAT_ACCUMULATOR := REPEAT_ACCUMULATOR(1,2)
1691   * 24  * \\\
1692   * 25  * IF MS_CARRY, THEN
1693   * 26  *   REPEAT_ACCUMULATOR := REPEAT_ACCUMULATOR(31,1)
1694   * 27  *   REPEAT_ACCUMULATOR := REPEAT_ACCUMULATOR(0,32_REG(2)) -ONES COMPLEMENT ADD.
1695   * 28  *   32_REG(1)=32_REG(1).RL.21 32_REG(1)(1,2)=REPEAT_ACCUMULATOR(1,2)
1696   * 29  * REPEAT_ACCUMULATOR := REPEAT_ACCUMULATOR(1,2)
1697   * 30  *   IF ACCUMULATOR SIGN = "NEGATIVE", THEN
1698   * 31  *     REPEAT_ACCUMULATOR(31,2) := 0+1; ..SET TWO HIGH BITS ON.
1699   * 32  *   ENDIF
1700   * 33  * REPEAT_ACCUMULATOR := REPEAT_ACCUMULATOR-32_REG(2).LC.1)
1701   * 34  *   ONES COMPLEMENT SUBTRACT, END AROUND BORROW FORCED.
1702   * 35  *   SUBTRACT END AROUND BORROW.
1703   * 36  * REPEAT_ACCUMULATOR := 32_REG(1)(31,2)-REPEAT_ACCUMULATOR(1,2)
1704   * 37  * REPEAT_ACCUMULATOR := REPEAT_ACCUMULATOR(1,2)
1705   * 38  *   REPEAT_ACCUMULATOR := REPEAT_ACCUMULATOR(1,2)
1706   * 39  *   RL.21 + MS_CARRY, THEN
1707   * 40  *     REPEAT_ACCUMULATOR(31,2) := 0+1; ..FORCE HIGH BITS TO 0 & 1.
1708   * 41  *   ENDIF
1709   * 42  * ENDIF
1710   * 43  * \\\
1711   * 44  * IF MS_CARRY, THEN
1712   * 45  *   32_REG(1)=32_REG(1).RL.21 32_REG(1)(1,2)=REPEAT_ACCUMULATOR(1,2)
1713   * 46  *   REPEAT_ACCUMULATOR := REPEAT_ACCUMULATOR(1,2)
1714   * 47  *   MS_CARRY = 1 *ON*
1715   * 48  *   REPEAT_ACCUMULATOR := REPEAT_ACCUMULATOR+32_REG(2) -TWO'S COMPLEMENT ADD.
1716   * 49  *   32_REG(1)=32_REG(1).RL.21 32_REG(1)(1,2)=REPEAT_ACCUMULATOR(1,2)
1717   * 50  * REPEAT_ACCUMULATOR := REPEAT_ACCUMULATOR(1,2)
1718   * 51  * ENDIF
1719   * 52  * Endif --END CASE.
1720   * 53  * COUNT := COUNT-1
1721

```

## DO\_DIVIDE (REF 64\_REG, 32\_REG)

```

REF          PAGE
1727        * 1   ** DIVIDE THE CONTENTS OF 64_REG BY THE CONTENTS OF 32_REG WITH TIME QUOTIENT LEFT IN
1728        * 2   ** 64_REG(31,32) AND THE REMAINDER LEFT IN 64_REG(63,32). THIS USES THE UYK-7 ALGORITHM
1729        * 3   ** AS FOUND IN THE UYK-7 LEARNER'S GUIDE (JAN 1973) PAGES 435-442.
1730        * 4   ** (1) 64_REG = 64-BIT REFERENCE REGISTER.
1731        * 5   ** (2) 32_REG = 32-BIT DIVISOR.
1732        * 6   JE 32_REG = -0, THEN
1733        * 7   32_REG = 0 ..NEGATIVE ZERO IS A SPECIAL CASE.
1734        * 8   ENDIF
1735        * 9   SIGN_IND := 64_REG(63,1).XOR.32_REG(1,1) ..SIGN CORRECTION FLAG.
1736        * 10  SIGN_DIVIDEND := 64_REG(63,1) ..SAVE SIGN OF ORIGINAL DIVIDEND.
1737        * 11  FORCE 64_REG "DIVIDEND" AND 32_REG "DIVISOR" POSITIVE (ONES COMPLEMENT)
1738        * 12  COUNT := 32
1739        * 13  DO WHILE COUNT > 0
1740        * 14  64_REG := 64_REG.LL.1
1741        * 15  CALL DEVICE_COMPARE16$REG,32_REG)
1742        * 16  COUNT := COUNT-1
1743        * 17  ENDDO ..END WHILE.
1744        * 18  IF 64_REG(31,1) "QUOTIENT NEGATIVE", THEN ..OVERFLOW HAS OCCURRED.
1745        * 19  ASR(31,1) "OVERFLOW" := 1
1746        * 20  ELSE
1747        * 21  ASR(3,1) "OVERFLOW" := 0
1748        * 22  ENDIF
1749        * 23  IF SIGN_IND, THEN
1750        * 24  66_REG(31,32) := -NOT.66_REG(31,32) ..CORRECT SIGN OF QUOTIENT.
1751        * 25  ENDIF
1752        * 26  IF SIGN_DIVIDEND, THEN
1753        * 27  64_REG(63,32) := -NOT.64_REG(63,32) ..MAKE REMAINDER THE SAME SIGN AS THE ORIGINAL DIVIDEND.
1754        * 28  ENDIF
1755        * 29  RETURN

```

NSWC AN/UYK-7 (CP)  
CP INSTRUCTION SET

14 DEC 79 PAGE 96

-0 ..DIVIDE A FRT I, F=41

REF PAGE \*\*\*\*\*

```
1761 * 1 .. (A(U(A+1)),A(U(A))) / V -> A(U(A)) ; REMAINDER -> A(U(A+1))
1762 14 * 2 CALL OP_PEA0(32,_REG1), "DISPLAY=0) ..GET DIVISOR.
1763 33 * 3 CALL GET_AREG(U(A),64,_REG(2)(32);32) ..GET 64-BIT DIVIDEND.
1764 33 * 4 CALL GET_AREG(U(A+1),64,_REG(1)(63;32))
1765 97 * 5 CALL DO_DIVIDE (64,_REG(1), 32,_REG(1)) ..DO THE ACTUAL DIVISION.
1766 36 * 6 CALL PUT_AREG(U(A+1),64,_REG(1)(63,32)) ..STORE REMAINDER.
1767 36 * 7 CALL PUT_AREG(U(A),64,_REG(2)(32);32) .. STORE QUOTIENT.
1768 * 8 RETURN
```

NSWC AN/UYK-7 (CP)  
CP INSTRUCTION SET

14 DEC 79 PAGE 96

-BC .. COMPARE BIT TG ZERO, FMT I F=42

REF PAGE

```
1770 * 1 J = U(CA)(4) . IGNORE BIT 25 => BIT * IS MODULO 32.  
1771 * 2 U(k) = 3 .. FORCE FULL WORD TYPE OPERAND FETCH.  
1772 * 3 CALL OPREAD(32_REG(1), "DISPLACEMENT"01  
1773 * 4 TO 32_REG(1,J,1) = 0 "BIT CLEAR", THEN  
1774 * 5 ASR(2,1) = 1 .. INDICATE EQUAL.  
1775 * 6 ELSE .. BIT SET.  
1776 * 7 ASR(2,1) = 0 .. INDICATE NOT EQUAL.  
1777 * 8 ENDIE  
1778 * 9 U(CA)(4) = J .. RESTORE THE ORIGINAL AK FIELD.  
1779 * 10 RETURN  
*
```

NSC AN/ULR-7 (CP)  
CP INSTRUCTION SET

14 DEC 79 PAGE 100

-CM1 ==COMPARE INDEX INCREMENT. FMT 1 F=43

REF

PAGE

```
1781    34 *   1      CALL GET_BREG(A),32_REG(11)
1782    14 *   2      CALL CP_PREAD(32_REG(2),"DISPLACEMENT")
1783    *   3      IF 32_REG(11)(15,16) >= 32_REG(2), THEN
1784    *   4          ASR(CJ) == 1 ..INDICATE OUTSIDE LIMITS.
1785    *   5          32_REG(11)(15,16) == 0 ..CLEAR THE INDEX REGISTER.
1786    *   6      ELSE
1787    *   7          ASR(0) == 0 ..INDICATE WITHIN LIMITS.
1788    *   8          32_REG(11)(15,16) == 32_REG(11)(15,16) + 1 ..INCREMENT THE INDEX REGISTER.
1789    *   9      ENDIF
1790    37 *   10     CALL PUT_BREG(A),32_REG(11)
1791    *   11     RETURN
```

NSAC AN/UTK-7 (CP)  
CP INSTRUCTION SET

-C . . .COMPARE, FRT 1, F=44

14 DEC 79 PAGE 101

REF PAGE

1793	1	" COMPARE AL(0) ; OPERAND, SET COMPARE DESIGNATORS IN ASR.
1794	2	CL : GET_AREG (LCA), 32_REG(1)
1795	3	CALL OPREAD (32_REG(2), "DISPLACE=0")
1796	4	CALL SET_CD1 (32_REG(1), 32_REG(2))
1797	5	RETURNS

NSWC AN/UYK-7 (CP)  
CP INSTRUCTION SET

14 DEC 79 PAGE 102

\_CL ••COMPARE LIMITS, FMT I, F=45

REF PAGE \*\*\*\*\*  
1799 \* 1 \* A(U(A))> A(U(A)+1) : OPERAND. SET COMPARE DESIGNATORS IN ASR.  
1800 \* 2 \* CALL GET\_AREG (U(A), 32\_REG(2))  
1801 \* 3 \* CALL GET\_AREG (U(A)+1, 32\_REG(3))  
1802 \* 4 \* CALL OP\_READ (32\_REG(1), "DISPLAY E=0")  
1803 \* 5 \* CALL SET\_CD2 (32\_REG(1), 32\_REG( ), 32\_REG(3))  
1804 \* 6 \* RETURN  
\*\*\*\*\*

NSWC

AN/UYK-7 (CP)  
CP INSTRUCTION SET

14 DEC 79 PAGE 103

\_CM ..COMPARE MASKED, FMT I, F=46

REF PAGE \*\*\*\*\*  
1606 \* 1 \* AIU(A)+1; /\* ((U(A)).AND.OPERAND). SET COMPARE DESIGNATORS IN ASR.  
1807 \* 2 \* CALL GET\_AREG(U(A)+1, 32\_REG(1))  
1808 \* 3 \* CALL GET\_AREG(U(A), 32\_REG(2))  
1809 \* 4 \* CALL OP\_READ(132\_REG(3), "DISPLACE=0")  
1810 \* 5 \* 32\_REG(2) /\* 32\_REG(2) -A. 32\_REG(3)  
1811 \* 6 \* CALL SET\_CD1(132\_REG(1), 32\_REG(2))  
1812 \* 7 \* RETURN  
\*\*\*\*\*

NSWC AN/UTK-7 (CP)  
CP INSTRUCTION SET

14 DEC 79 PAGE 104

CG ..COMPARE GATED, FMT 1, F=47

REF PAGE \*\*\*\*\*

1814	*	1	** ABS(OPERAND - A(U[A])+1) - A(U[A]+1). SET COMPARE DESIGNATORS IN ASR.
1815	14	2	CALL OP READ (32_REG(1), -DISPLACE=0)
1816	33	3	CALL GET_AREG (U[A], 32_REG(3))
1817	*	4	32_REG(1) := ABSOLUTE VALUE OF (32_REG(1) - 32_REG(3))
1818	33	5	CALL GET_AREG (U[A]+1, 32_REG(2))
1819	29	6	CALL SET_CDI (32_REG(1), 32_REG(2))
1820	*	7	RETURNS

NSWC

AN/UYK-7 (CP)  
CP INSTRUCTION SET

14 DEC 79 PAGE 105

-JEP (-JOP) ..JUMP EVEN (ODD) PARITY, F#11, F=50 0 & F=50 1

REF PAGE \*\*\*\*\*  
1822 \* 1 SET SPR\_PRIVILEGED\_INSTRUCTION\_INDICATOR ..INDICATE PRIVILEGED IF SPR{16,1} SET AND UC11 SET.  
1824 \* 2 CALL JUMP\_ADDRESS ("DISPLACE"=0, OPERAND\_S, OPERAND\_DISPLACEMENT)  
1825 \* 3 ..DO OPERAND CHECKS FOR JUMP TYPE INSTRUCTIONS. OPERAND BASE  
1826 \* 4 ..REGISTER AND OPERAND DISPLACEMENT ARE RETURNED.  
1827 \* 5 CALL GET\_AREG [UC4], 32\_REG(11)  
1828 \* 6 CALL GE\_AREG [UL4]+1, 32\_REG(2)  
1829 \* 7 32\_REG(11) := 32\_REG(11) .A. 32\_REG(2)  
1830 \* 8 1 := 0  
1831 \* 9 J := 0  
1832 \* 10 DO WHILE I < 32  
1833 \* 11 J := J + 32\_REG(11){I,1}  
1834 \* 12 I := I + 1  
1835 \* 13 ENDDO  
1836 \* 14 J := J .X. UF2  
1837 \* 15 IF J(0) = 0, THEN ..TEST FOR JOP/ODD OR JEP/EVEN  
1838 \* 16 CALL DD\_JUMP (OPERAND\_S, OPERAND\_DISPLACEMENT)  
23 \* 16 ..ENDIF  
1839 \* 17 RETURN  
1840 \* 18 \*\*\*\*\*

NSWC ANSUYR-7 (CP)  
CP INSTRUCTION SET

14 DEC 76 PAGE 206

-DJZ ..JUMP DOUBLE PRECISION ZERO, FMT III F=50 2

REF	PAGE	1	SET SPR_PRIVILEGED_INSTRUCTION ..INDICATE PRIVILEGED IF SPR(16)=1) SET AND U(11) SET.
1842	*	2	CALL JUMP ADDRESS("DISPLACE")0, OPERAND_SS, OPERAND_DISPLACEMENT)
1845	13	3	..DO OPERAND CHECKS FOR JUMP TYPE INSTRUCTIONS.
1846	*	4	CALL GET_OPERAND(64, REG(1){31,32})
1847	33	5	CALL GET_OPERAND(1+1,64, REG(1){63,32})
1848	*	6	IF 64_REG(1) = 0, THEN ..JUMP ON POSITIVE ZEPIC ONLY!
1849	23	7	CALL CO_JUMP (OPERAND_SS, OPERAND_DISPLACEMENT)
1850	*	8	ENDIF
1851	*	9	RETURN

4NY-104-7 (CPI)  
DC\_INSTRUCTION SET

16 DEC 74 PAGE 107

-JBLZ - JUMP DOUBLE PRECISION NOT ZERO, FMT III F=50 3

REF  
PAGE

```
l851   1   1 SET SP8_PRIVILEGED_INSTRUCTION ..INDICATE PRIVILEGED IF SP8{16,1} SET AND UC{1} SET.  
l852   13   2 CALL JUMP_ADDRESS=0, OPERAND_S, OPERAND_DISPLACEMENT;  
l853   13   3 ..DO OPERAND CHECKS FOR JUMP TYPE INSTRUCTIONS.  
l854   33   4 CALL GET_AREG1(LA),64_REG1){31,32};  
l855   33   5 CALL GET_AREG1(LA)+1,64_REG1){63,32};  
l856   33   6 IF 64_REG11 <> 0, THEN ..TEST POSITIVE ZERO ONLY!  
l857   23   7 CALL DC_JUFP(OPERAND_S, OPERAND_DISPLACEMENT);  
l858   23   8 ENDIF  
l859   23   9 RETURN
```

16 DEC 74 PAGE 107

MSWC AN11414-7 (CF)  
CP INSTRUCTION SET

14 DEC 70 PAGE 106

-FS11\_JP, -JN, -JT, -JNZ1 FMT III F-510 THRU 513

REF  
PAGE \*\*\*\*\*  
  
1864 \* 1 SET\_SFR\_PRIVILEGED\_INSTRUCTION /\*INDICATE PRIVILEGED IF SPP(16,1) SET AND U(1) SET.  
1865 \* 2 CALL\_JUMP\_ADDRESS(CS,DISPLACE\_0, OPERAND\_S, COPERAND\_DISPLACEMENT);  
1866 \* 3 /\*DO OPERAND CHECKS FOR JUMP TYPE INSTRUCTIONS.  
1867 \* 4 CALL\_GET\_AREG(U(1),32(FEG1))  
1868 \* 5 JUMP\_IS\_FALSE  
1869 \* 6 JUMP\_IS\_TRUE  
1870 \* 7 CASE\_U(CFB) CF  
1871 \* 8 /\*0\ IF 32(PEG1)(31,1) = 0 "-POSITIVE", THEN JUMP\_IS\_TRUE ENDIF  
1872 \* 9 /\*1\ IF 32(PEG1)(31,1) = 1 "-NEGATIVE", THEN JUMP\_IS\_TRUE ENDIF  
1873 \* 10 /\*2\ IF 32(PEG1) 0 "-POSITIVE ZERO", THEN JUMP\_IS\_TRUE ENDIF  
1874 \* 11 /\*3\ IF 32(PEG1) <> 0 "-NOT POSITIVE ZERO", THEN JUMP\_IS\_TRUE ENDIF  
1875 \* 12 ENDIF  
1876 \* 13 JE JUMP\_IS\_TRUE  
1877 \* 14 CALL\_OU\_JUMP (COPERAND\_S, OPERAND\_DISPLACEMENT)  
1878 \* 15 ENDIF  
1879 \* 16 RETURN  
\*\*\*\*\*

NSMC AN/UYK-7 (CP)  
CP INSTRUCTION SET

\_LBJ ..LOAD B AND JUMP, FMT III, F=52 C

14 DEC 79 PAGE 109

REF PAGE \*\*\*\*\*  
1881 \* 1 SET SPR\_PRIVILEGED\_INSTRUCTION ..INDICATE PRIVILEGED IF SPR{16,1} SET AND UC10 SET.  
1882 \* 2 IF UC10 = 0, THEN  
1883 \* 3 RETURN ..NC OPERATION.  
1884 \* 4 ELSE  
1885 \* 5 32\_REG11{19,3} := P{S3} ..P REGISTER BASE REGISTER DESIGNATOR.  
1886 \* 6 32\_REG11{15,16} := P{D3} ..P REGISTER DISPLACEMENT (ALREADY INCREMENTED).  
1887 \* 7 CALL PUT\_BREG11{A},32{REG11}  
1888 \* 8 CALL JUMP\_ADDRESS{DISPLACE=0, OPERAND\_S, OPERAND\_D, DISPLACEMENT}  
1889 \* 9 CALL JUMP\_TYPE\_INSTRUCTIONS.  
1890 \* 10 .DO OPERAND CHECKS FOR JUMP TYPE INSTRUCTIONS.  
1891 \* 11 CALL DO\_JUMP {COPERAND\_S, OPERAND\_D, DISPLACEMENT}  
1892 \* 12 ENDIF  
1893 \* 13 RETURN  
1894 \* 14 \*\*\*\*\*

NSWC AN/UYK-7 (CP)  
CP INSTRUCTION SET

14 DEC 79 PAGE 110

-JENZ ..INDEX JUMP B, FMT III, F=52 1

REF PAGE \*\*\*\*\*  
1096 \* 1 SET SPR\_PRIVILEGED\_INSTRUCTION ..INDICATE PRIVILEGED IF SPR(16,1) SET AND U(I) SET.  
1698 36 \* 2 CALL GET\_BREG(U(A),32(REG(1))  
1899 \* 3 IF 32(REG(1){15,16} <> 0, THEN  
1900 \* 4 32\_REG(1){15,16} = 32\_REG(2){15,16} - 1 ..DECREMENT THE INDEX REGISTER.  
1902 37 \* 5 CALL PUT\_BREG(1A),32(REG(1))  
1903 13 \* 6 CALL "Jump\_ADDRESS"(“DISPLACE=0, OPERAND\_S, OPERAND\_DISPLACEMENT)  
1904 \* 7 ..DO OPERAND CHECKS FOR JUMP TYPE INSTRUCTIONS.  
1905 23 \* 8 CALL DO\_JUMP (OPERAND\_S, OPERAND\_DISPLACEMENT)  
1906 \* 9 EDDIE  
1907 \* 10 RETURN  
\*\*\*\*\*

MSMC AN/UYK-7 (CP)  
CP INSTRUCTION SET

-JS ••JUMP SY & B, FMT III F=52 2

14 DEC 79 PAGE 111

REF  
PAGE

```
1909   34 * 1 CALL GET_BREG(US), 32_REG(11)
1910   2 PCS) * = 32_REG(11)(19,3) *PS) GETS NEW BASE REGISTER DESIGNATOR.
1911   3 PCD) * = 32_REG(11)(15) + U(SY) ..PCD) GETS NEW DISPLACEMENT.
1912   4 32_REG(11) * P(D)
1913   32 * 5 CALL ADD_SAP(S), 32_REG(11) *JUMPED TO ADDRESS GOES TO 32_REG(11).
1914   17 * 6 CALL BPR_CHECK(32_REG(11), OPERAND) ..DO OPERAND CHECK ON JUMPED TO ADDRESS.
1916   7 RETURN
```

NSWC AN/UYK-7 (CP)  
CP INSTRUCTION SET

-JL ..JUMP LOWER, FAT III, F=52 3

REF

PAGE

```

1918   1 SET SPR_PRIVILEGED_INSTRUCTION --INDICATE PRIVILEGED IF SPR(16..11) SET AND UC(1) SET.
1920   2 -- NOTE: BPR CHECKS & ILLEGAL INSTRUCTION CHECKS ARE DONE IN THIS ROUTINE TO
1922   3 --SUPPLEMENT NORMAL I SEQUENCE HANDLING OF THE LOWER HALF WORD INSTRUCTION.
1924  13  4 CALL JUMP_ADDRESS(DISPLACE), OPERAND_S, OPERAND_DISPLACEMENT)
1925   5 --DO OPERAND CHECKS FOR JUMP TYPE INSTRUCTIONS.
1926   6 PCS) := OPERAND_S --SET UP BASE (SI DESIGNATOR FOR JUMPED TO INSTRUCTION.
1928   7 P(DI) := OPERAND_DISPLACEMENT --SET UP DISPLACEMENT FOR JUMPED TO INSTRUCTION.
1930   8 32(REG11) := P(CJ) --COPY THE DISPLACEMENT FOR CHECKS.
1931   9 ASR(15) := 1 --SET LOWER HALF WORD INDICATOR.
1932  10 CALL ADD_SIUC(SI,32_REG11) --COMPUTE ABSOLUTE ADDRESS OF JUMPED TO INSTRUCTION.
1934  11 CALL BPR_CHECK(32_REG11,INSTRUCTION)
1935  12 --DO BPR CHECKS, PECDLAR TO LOWER HALF WORD INSTRUCTIONS ARRIVED AT BY JL INSTRUCTION.
1937  13 CALL MEMORY_READ(32_PEG(11),32_REG12),UF53,INSTRUCTION) --FETCH INSTRUCTION.
1939  14 -- NOTE: THE INITIAL CALL TO OP_READ INSURES THE INSTRUCTION IS AT A
1940  15 --VALID MEMORY LOCATION, THUS NO INTERRUPT SHOULD OCCUR.
1941  16 IE 32_REG(2)(15,2) => B(J1), THEN --CHECK FOR VALID HALF-WORD INSTRUCTION CANDIDATE.
1943  17 CALL GENERATE_SYNCHRONOUS_INTERRUPT(p=-1, OP ILLEGAL INSTRUCTION)
1944  18 END
1945  19 RETURN

```

NSUC AN/UKK-7 (CP)  
CP INSTRUCTION SET

14 DEC 79 PAGE 113

-J530 --JUMP ON ASR OVERFLOW DESIGNATOR (JNF, JOF), FMT III F=53 0

REF

PAGE \*\*\*\*\*  
\*\*\*\*\*  
1947 \* 1 SET SPR\_PRIVILEGED\_INSTRUCTION --INDICATE PRIVILEGED IF SPR(16,1) SET AND U(I) SET.  
1949 13 \* 2 CALL JUMP\_ADDRESS("DISPLACE"=G, OPERAND\_S, OPERAND\_DISPLACEMENT)  
1950 \* 3 ..DO OPERAND CHECKS FOR JUMP TYPE INSTRUCTIONS..  
1951 \* 4 J I= ASR(3,1) "OUTSIDE/WITHIN" .X. U(A)  
1952 \* 5 ASR(3,1) == 0 --CLEAR ASR OVERFLOW INDICATOR.  
1953 \* 6 IF J(0,1)=0, THEN  
1954 23 \* 7 CALL DC\_JUMP(OPERAND\_S, OPERAND\_DISPLACEMENT)  
1955 \* 8 ENDIF  
1956 \* 9 RETURN  
\*\*\*\*\*

-J531 ...JUMP ON ASR COMPARE DESIGNATOR, FMT LIX F=53 1

REF	PAGE	
1958	1	** THIS ROUTINE EXECUTES THE FOLLOWING INSTRUCTIONS : JNE, JE, JG, JGE, JL, JE, JNE, JW.
1960	2	SET SPR_PRIVILEGED_INSTRUCTION ..INDICATE PRIVILEGED IF SPR{16,1} SET AND U{1} SET.
1962	3	CALL JUMP_ADDRESS="0", OPERAND_S, OPERAND_DISPLACEMENT
1963	4	..DO OPERAND CHECKS FOR JUMP TYPE INSTRUCTIONS
1964	5	JUMP := FALSE ..INITIALIZE THE JUMP FLAG.
1965	6	DC CASE U{A} OF
1966	7	* VCV V11 ...JNE, JE.
1967	8	* J := U{AD} .X. ASR{2,1} "EQUAL/UNEQUAL"
1968	9	IF J{0,1}=0, THEN
1969	10	JUMP := TRUE
1970	11	ENDIE
1971	12	* V21 ..JG.
1972	13	IE ASR{1,1},J "GREATER THAN OR EQUAL" .A. ASR{2,1}=0 "UNEQUAL", THEN
1973	14	JUMP := TRUE
1974	15	ENDIE
1975	16	* V31 V41 ..JGE, JLT.
1976	17	IF U{A} .X. ASR{1,1} "GREATER THAN OR EQUAL/LESS THAN"
1977	18	IF J{G,1}=0, THEN
1978	19	JUMP := TRUE
1979	20	ENDIE
1980	21	* V51 ..JLE.
1981	22	IF ASR{1,1}=0 "LESS THAN" .V. ASR{2,1}=1 "EQUAL", THEN
1982	23	JUMP := TRUE
1983	24	ENDIE
1984	25	* V61 V71 ..JNE, JB.
1985	26	IF U{A} .X. ASR{0,1} "OUTSIDE/WITHIN"
1986	27	IF J{G,1}=1, THEN
1987	28	JUMP := TRUE
1988	29	ENDIE
1989	30	ENDDO
1990	31	IE ..JUMP = TRUE, THEN
1991	32	CALL DC_JUMP(OPERAND_S, OPERAND_DISPLACEMENT)
1992	33	ENDIE
1993	34	RETURN

J532 .,RETURN JUMPS, FAT III F=53 2

REF PAGE

```

1995   * 4   SET SPR_PRIVILEGED INSTRUCTION ..INDICATE PRIVILEGED IF SPP{16,1} SET AND U(Y) SET.
1997   * 2   .MATCH := FALSE ..INITIALIZE THE MATCH FLAG.
1998   * 3   JUMP_STOP := U(AJ)2,1 ..HIGH ORDER BIT OF "AM" FIELD.
1999   * 4   IE JUMP_STOP .AND. ASRC19,6=0 "TASK MODE", THEN
2000   * 5   GENERATE SYNCHRONOUS INTERRUPT(P=1), PRIVILEGED INSTRUCTION VIOLATION!
2001   * 6   ..ABORTS THE INSTRUCTION.
2002   * 7
2003   * 8   IF UVA){1,2}, THEN ..CHECK APPROPRIATE JUMP SWITCH.
2004   * 9   IE JUMP_STOP, THEN
2005   * 10  IF STOP_SWITCH(UA)) ==1", THEN
2006   * 11  ..MATCH := TRUE
2007   * 12
2008   * 13
2009   * 14  IF JUMP_SWITCH(UA)) ==1", THEN
2010   * 15  ..MATCH := TRUE
2011   * 16
2012   * 17
2013   * 18  ELSE ..O--> ALWAYS JUMP
2014   * 19  ..MATCH := TRUE
2015   * 20
2016   * 21  32_REG11(131,15) := P(S)
2017   * 22  32_REG11(15) := P(0)
2018   * 23  CALL OP_STORE(32_REG11, "DISPLACE=0") ..STORE P.
2019   * 24  CALL JUMP_ADDRESS("DISPLACE=1", OPERAND_S, OPERAND_D, DISPLACEMENT)
2020   * 25  ..00 OPERAND CHECKS FOR JUMP TYPE INSTRUCTIONS.
2021
2022   * 26  IF JUMP_STOP ..OR..L_MATCH = TRUE, THEN
2023   * 27  CALL DO_JUMP(OPERAND_S, OPERAND_D, DISPLACEMENT)
2024   * 28  IF JUMP_STOP .AND. (L_MATCH = TRUE), THEN
2025   * 29  ..SUSPEND PROCESSING (INDICATING STOP ACTIVE) UNTIL RESTARTED
2026   * 30
2027   * 31
2028   * 32

```

J533 . . MANUAL JUMPS, FAT III, F=53 3

REF PAGE	
2030	* 2 SET SPR_PRIVILEGED_INSTRUCTION_INDICATOR
2031	* 2 CALL_JUMP_ADDRESS {"DISPLACE=0, OPERAND_S, OPERAND_DISPLACEMENT"}
2032	* 3 * MATCH == FALSE **ASSUME NO JUMP.
2033	* 4 JUMP_STOP == UCA){2,1} **I.E. HIGH BIT OF A FIELD.
2034	* 5 IF_JUMP_STOP AND ASR(19,4)=0 "TASK MODE", THEN
2035	* 6 CALL_GENERATE_SYNCHRONOUS_INTERRUPT {"P=1", PRIVILEGED_INSTRUCTION_VIOLATION}
2036	* 7 **ABORT THIS INSTRUCTION.
2037	* 8 ENDIF
2038	* 9 IF_UCA){1,2}, THEN **CHECK APPROPRIATE JUMP SWITCH.
2040	* 10 IF_JUMP_STOP, THEN
2041	* 11 IF_STOP_SWITCH(UCA){1,2} ==1, THEN
2042	* 12 IF_STOP_SWITCH(UCA){1,2} ==0, THEN
2043	* 13 ENDIF
2044	* 14 ELSE
2045	* 15 IF_JUMP_SWITCH(UCA){1,2} ==1, THEN
2046	* 16 IF_MATCH == TRUE
2047	* 17 ENDIF
2048	* 18 ENDIF
2049	* 19 ELSE ==0 == ALWAYS JUMP.
2050	* 20 IF_MATCH == TRUE
2051	* 21 ENDIF
2052	* 22 IF (JUMP_STOP OR. {MATCH==TRUE}), THEN
2053	* 23 CALL_QO_JUMP (OPERAND_S, OPERAND_DISPLACEMENT)
2054	* 24 .TE (JUMP_STOP AND. {MATCH==TRUE}), THEN
2055	* 25 SUSPEND PROCESSING (INDICATING STOP ACTIVE) UNTIL RESTARTED
2056	* 26 ENDIF
2057	* 27 ENDIF
2058	* 28 RETURN

LCT (6 LCI) .-LOAD CMR, FHI I, F=54 &amp; F=55

REF  
PAGE

```
*****  
* 1   * TREATED AS A FORMAT III INSTRUCTION IN THAT U(K) DOESN'T AFFECT OPERAND.  
2060  * 2   * 32_REG(2) := U(K) * ISOLATE AND SAVE "AK" FIELD.  
2062  * 3   * IF U(F) GOOD, THEN ..INTERRUPT CONTROL MEMORY REFERENCED.  
2063  * 4   * 32_REG(2) := 32_REG(2)0*100* ..DISPLACE TO INTERRUPT ADDRESSES.  
2064  * 5   * ENDIE  
2065  * 6   * IF (32_REG(2)>0*17) *OR. REPEAT IN PROGRESS) *AND. ASR(19,42-0 "TASK MODE", THEN  
2066  * 7   * CALL GENERATE_SYNCHRONOUS_INTERRUPT {"P-1, PRIVILEGED INSTRUCTION VIOLATION}  
2068  * 8   * 11   * ABORT THIS INSTRUCTION.  
2070  * 9   * ENDIE  
2071  * 10  * 2072  * 10  * U(K) := 3 "FULL WORD"  
2073  * 11  * CALL OP_READ (REPEAT_ACCUMULATOR, "DISPLACE=0")  
2074  * 12  * CMR(32_REG(2)) := REPEAT_ACCUMULATOR ..UPDATE CONTROL MEMORY CONTENTS.  
2075  * 13  * IF REPEAT_IN_PROGRESS, THEN  
2076  * 14  * 32_REG(2) := 32_REG(2)+1 ..INCREMENT AK FIELD.  
2077  * 15  * ENDIE  
2078  * 16  * U(AK) := 32_REG(2){5}  
2079  * 17  * RETURN  
*****
```

NSWC AN/UYK-7 (CP)  
CP INSTRUCTION SET

14 DEC 79 PAGE 110

SCT (E SCI) ..STORE CMB, FMT 1, F=56 C F=57

REF PAGE \*\*\*\*\*  
2081 \* 1 \* REPEATED AS A FORMAT III INSTRUCTION IN THAT UC(K) DOESN'T AFFECT OPERAND.  
2083 \* 2 \* 32\_REG(2) := UC(AK) ..ISOLATE AND SAVE "AK" FIELD.  
2084 \* 3 \* IF UC(F) ODD, THEN ..INCREMENT CONTROL MEMORY REFERENCED.  
2085 \* 4 \* 32\_REG(2) := 32\_REG(2)\*0'100' ..DISPLACE TO INTERRUPT ADDRESSES.  
2086 \* 5 \* ENDIF  
2087 \* 6 \* IE (32\_REG(2)>0'17' \* OR. REPEAT\_IN\_PROGRESS) .AND. ASRL(9,4)=0 "TASK MODE", THEN  
2089 \* 7 \* CALL GENERATE\_SYNCHRONOUS\_INTERRUPT (=P=1, PRIVILEGED INSTRUCTION VIOLATION)  
2091 \* 8 \* ENDIF  
2092 \* 9 \* ENDIF  
2093 \* 10 \* REPEAT\_ACCUMULATOR := CRR(32\_REG(2)) ..CONTROL MEMORY CONTENTS GOES TO REPEAT\_ACCUMULATOR.  
2095 \* 11 \* UC(K) := 3 FULL WORD  
2096 \* 12 \* CALL OP STORE (REPEAT\_ACCUMULATOR, "DISPLACE"=0)  
2097 \* 13 \* IF REPEAT\_IN\_PROGRESS, THEN  
2098 \* 14 \* 32\_REG(2) := 32\_REG(2)+1 ..INCREMENT AK FIELD.  
2099 \* 15 \* ENDIF  
2100 \* 16 \* UC(AK) := 32\_REG(2)(5) ..RESTORE AK FIELD.  
2101 \* 17 \* RETURN  
\*\*\*\*\*

HSC\_6C \*\*STORE CMR IN A, FRT IV A, F=60

14 DEC 79 PAGE 219

```

REF PAGE *****
*   1   ADR = U(ADR)  **EXTRACT CONTROL MEMORY ADDRESS (I.E. 6-BIT "A" & "F4" FIELDS).
2103 *   2   IF U(I) = "HSCI", THEN
2105 *   3       ADR = AUR + 01000  .DISPLACE TO INTERRUPT ADDRESSES.
2106 *   4   ENDIF
2107 *   5   IF ADR>0120  .AND. ASRC10,4)=0 "TASK MODE", THEN
2108 *   6       CALL GENERATE_SYNCHRONOUS_INTERRUPT (*P=1), PRIVILEGED INSTRUCTION VIOLATION
2109 *   7       **ABORT THIS INSTRUCTION.
2111 *   8   ENDIF
2112 *   9   CALL HALFWORD_TOGGLE **CALL AFTER INTERRUPT POSSIBILITY FOR ECP 97A.
2113 *   10  IF (ADR<>0137) .AND. ADR>0130! OR. (ADR<>057) .AND. ADR=0130!), THEN
2114 *   11      32_REG11 = 0  ..UNASSIGNED CONTROL MEMORY IS A SOURCE OF ZEROS.
2115 *   12  ELSE
2116 *   13      IF U(ADR)<>017  .AND. U(ADR)>0111  "INDEX REGISTER REFERENCE", THEN
2117 *   14          32_REG11 = CMR(ADR){15} .EXTRACT ONLY 16-BITS.
2118 *   15  ELSE
2119 *   16      IF ADR<>0170  .AND. ADR>0170! "ACTIVE STATUS REGISTER", THEN
2120 *   17          32_REG11 = CRR1701 ..ALL 7X REFER TO ASR.
2121 *   18  ELSE
2122 *   19      IF ADR>60 .AND. ADR<>67 "BREAKPOINT REGISTER", THEN
2123 *   20          32_REG11 = CMR1601 ..ALL 6X REFER TO BREAKPOINT REGISTER.
2124 *   21      ELSE ..ALL OTHER REFERENCES.
2125 *   22          32_REG11 = CMR1ADR1
2126 *   23      ENDIF
2127 *   24  ENDIF
2128 *   25  ENDIF
2129 *   26  ENDIF
2130 *   27  CALL PUT_AREG (U(0), 32_REG11)
2131 *   28  RETURN
2132 *   29
2133 *   30

```

HLC\_61 ..LOAD CAR FROM A, FRT IV A, F=61

```

REF PAGE *****
2135 * 1 ADR := UCAF4) ..EXTRACT CONTROL MEMORY ADDRESS (I.E. b-011 =A= & F4= FIELDS1.
2137 * 2 IF UC1) "HLC1", THEN
2138 * 3 ADR := ADR + 0'100' ..DISPLACE TO INTERRUPT ADDRESSES.
2139 * 4 ENDIF
2140 * 5 IF ADR>=0'20' .AND. ASR{19,4}=0 "TASK MODE", THEN
2141 * 6 CALL GENERATE SYNCHRONOUS_INTERRUPT (*P=1, PRIVILEGED INSTRUCTION VIOLATION)
2142 * 7 ..ABORT THIS INSTRUCTION.
2143 * 8 ENDIF
2144 * 9 CALL HALFWORD_TOGGLE ..CALL AFTER INTERRUPT POSSIBILITY FOR ECP 9TA.
2145 * 10 IF (ADR<=0'137' ..AND. ADR>=0'130') ..OR. (ADR<=0'57' ..AND. ADR>=0'30'), THEN
2146 * 11 RETURN ..NOT ACCESSIBLE, THUS NOOP.
2147 * 12 ENDIF
2148 * 13 CALL GET_AREG UC(0), 32_REG{11}
2149 * 14 IF UCAF4)<=0'17' ..AND. UCAF4)>=0'11' ..INDEX REGISTER REFERENCE", THEN
2150 * 15 CRR(ADR){15} := 32_REG{11}{15} ..UPDATE ONLY LOW 16 BITS.
2151 * 16 ELSE
2152 * 17 CALL GET_AREG UC(0), 32_REG{11}
2153 * 18 IF UCAF4)<=0'17' ..AND. ADR>=0'7D" .."ACTIVE STATUS REGISTER", THEN
2154 * 19 ELSE
2155 * 20 CRR(7D){15} := 32_REG{11}{15} ..CAN ONLY CHANGE LOW 16 BITS.
2156 * 21 IF ADR<<6G ..AND. ADR<<7 .."BREAKPOINT REGISTER", THEN
2157 * 22 CRR{60} := 32_REG{11} .."ALL 6X REFER TO THE BREAKPOINT REGISTER.
2158 * 23 ELSE ..ALL OTHER REFERENCES.
2159 * 24 CRR{A0} := 32_REG{11}
2160 * 25 ENDIF
2161 * 26 ENDIF
2162 * 27 ENDIF
2163 * 28 RETURN
2164 * 29
2165 *

```

\_HLC {S \_MRZ & \_MRS} SHIFT LEFT CIRCULARLY (RIGHT LOGICAL)

REF

PAGE

```
*   1  *RIGHT ARITHMETIC), FMT IV B, F=62, F=64, F=66
2167  24  * 2  CALL GET_SHIFT_AMOUNT (UCA), SHIFT_COUNT) ..ACQUIRE 6-BIT SHIFT COUNT.
2168  33  * 3  CALL GET_AREG (UCA), 32_REG(1)
2170  20 CASE UCF) ..SHIFT ACCORDING TO OPERATION CODE.
2171  * 4
2172  * 5
2173  * 6
2174  * 7
2175  * 8
2176  * 9
2177  * 10
2178  * 11

*   1  *RIGHT ARITHMETIC), FMT IV B, F=62, F=64, F=66
2167  24  * 2  CALL GET_SHIFT_AMOUNT (UCA), SHIFT_COUNT) ..ACQUIRE 6-BIT SHIFT COUNT.
2168  33  * 3  CALL GET_AREG (UCA), 32_REG(1)
2170  20 CASE UCF) ..SHIFT ACCORDING TO OPERATION CODE.
2171  * 4
2172  * 5
2173  * 6
2174  * 7
2175  * 8
2176  * 9
2177  * 10
2178  * 11

*   1  *RIGHT ARITHMETIC), FMT IV B, F=62, F=64, F=66
2167  24  * 2  CALL GET_SHIFT_AMOUNT (UCA), SHIFT_COUNT) ..ACQUIRE 6-BIT SHIFT COUNT.
2168  33  * 3  CALL GET_AREG (UCA), 32_REG(1)
2170  20 CASE UCF) ..SHIFT ACCORDING TO OPERATION CODE.
2171  * 4
2172  * 5
2173  * 6
2174  * 7
2175  * 8
2176  * 9
2177  * 10
2178  * 11

*   1  *RIGHT ARITHMETIC), FMT IV B, F=62, F=64, F=66
2167  24  * 2  CALL GET_SHIFT_AMOUNT (UCA), SHIFT_COUNT) ..ACQUIRE 6-BIT SHIFT COUNT.
2168  33  * 3  CALL GET_AREG (UCA), 32_REG(1)
2170  20 CASE UCF) ..SHIFT ACCORDING TO OPERATION CODE.
2171  * 4
2172  * 5
2173  * 6
2174  * 7
2175  * 8
2176  * 9
2177  * 10
2178  * 11
```

NSWC AN/UTK-7 (CP)  
CP INSTRUCTION SET

14 DEC 79 PAGE 122

-HDLIC (6 -HDRZ & -MCRS) ..SHIFT LEFT DOUBLE CIRCULAR 6

REF

PAGE \*\*\*\*\*

```
2180      * 1    **PIGMOLOGICAL & RIGHT ARITHMETIC, FMT IV B, F=63, F=65, F=67
2181      24   2    CALL GET_SHIFT_AMOUNT (U(M), SHIFT_COUNT)   ..ACQUIRE 6-BIT SHIFT COUNT.
2182      33   3    CALL GET_AREG (U(A)+1, 64-REG1)(63-32)  ..MOST SIGNIFICANT BITS.
2183      33   4    CALL GET_AREG (U(A), 64-REG1)           ..LEAST SIGNIFICANT BITS.
2184      33   5    DE CASE U(F)  ..SHIFT ACCORDING TO OPERATION CODE
2185      33   6    \63\ SHIFT 64-REG11 LEFT CIRCULAR BY SHIFT-COUNT
2186      33   7    \65\ SHIFT 64-REG11 RIGHT LOGICAL BY SHIFT-COUNT
2187      33   8    \67\ SHIFT 64-REG11 RIGHT ARITHMETIC BY SHIFT-COUNT
2188      33   9    ENDCASE ..END CASE.
2189      36   10   CALL PUT_AREG (U(A)+1, 64-REG1)(63-32)  ..MOST SIGNIFICANT BITS.
2190      36   11   CALL PUT_AREG (U(A), 64-REG1)(31)       ..LEAST SIGNIFICANT BITS.
2191      36   12   CALL HALFGRC_TOGGLE
2192      36   13   RETURN
* *****
```

NSWC AN/UYK-7 (CP)  
CP INSTRUCTION SET

14 DEC 79 PAGE 123

-HSF ==SCALE FACTOR, FHT IN A, F=70 0

REF PAGE \*\*\*\*\*  
2194 33 \* 1 CALL GET\_AREG (UFA), 32\_REG(11)  
2195 \* 2 IF 32\_REG(11)(31,1), THEN  
2196 \* 3 SHIFT\_COUNT := (NUMBER OF LEFT JUSTIFIED ONE BITS IN 32\_REG(11)) - 1  
2197 \* 4 ELSE SHIFT\_COUNT := (NUMBER OF LEFT JUSTIFIED ZERO BITS IN 32\_REG(11)) - 1  
2198 \* 5 ENDIF  
2199 \* 6  
2200 \* 7 \*\*NOTE THAT ALL ONES OR ZEROS MEANS THAT SHIFT\_COUNT = 0\*\*  
2201 \* 8 IF SHIFT\_COUNT<037, THEN  
2202 \* 9 SHIFT LEFT CIRCULARLY 32\_REG(11) BY SHIFT\_COUNT  
2203 \* 10 CALL PUT\_AREG (UFA), 32\_REG(11) ..RESTORE SHIFTED VALUE.  
2204 \* 11 ENDIF  
2205 \* 12 IF ULAj>UCAj, THEN  
2206 \* 13 CALL PUT\_AREG (UFB), SHIFT\_COUNT  
2207 \* 14 ENDIF  
2208 \* 15 CALL HALFWORD\_TOGGLE  
2209 \* 16 RETURN

\*\*\*\*\*

NSWC AN/UYK-7 (CP)  
CP INSTRUCTION SET

14 DEC 79 PAGE 124

\_HDSF \*\* DOUBLE SCALE FACTOR, FMT IV A, F=70 1

REF

PAGE

```
*****  
2211    33 * 1    CALL GET_AREG(U(A)+1), 64_REG(1){63,32})  
2212    33 * 2    CALL GET_AREG(U(A), 56_REG(1){31})  
2213    * 3    IF 64_REG(1){C3,1}, THEN  
2214    * 4    SHIFT_COUNT := (# OF LEFT JUSTIFIED BYES) - 1  
2215    * 5    ELSE  
2216    * 6    SHIFT_COUNT := (# OF LEFT JUSTIFIED ZEPUS) - 1  
2217    * 7    ENDIF  
2218    * 8    IF SHIFT_COUNT < 0'77', THEN  
2219    * 9    SHIFT LEFT CIRCULARLY 164_REG(1), SHIFT_COUNT)  
2220    36 * 10   CALL PUT_AREG(U(A)+1, 64_REG(1){62,32});  
2221    36 * 11   CALL PUT_AREG(U(A)), 64_REG(1){C31});  
2222    * 12   ENDIF  
2223    * 13   IF U(A)>U(B) *AND* (U(A)+1)<U(B), THEN  
2224    36 * 14   CALL PUT_AREG(U(B)),SHIFT_COUNT)  
2225    * 15   ENDIF  
2226    * 16   CALL HALF_CFC_TOGGLE  
2227    * 17   RETURN  
*****
```

ANUVA-7 (CP),  
CP INSTRUCTION SET

14 DEC 79 PAGE 125

\_HCF --COMPLEMENT A, FMT IV A, F=70 2

REF PAGE	6	1	CALL GET_AREG(A), 32_REG(1)
2229	*	2	32_REG(1); ** -NOT. 32_REG(1)
2230	*	3	CALL PUT_AREG(A), 32_REG(1)
2231	*	4	CALL HALFWORD_TOGGLE_E
2232	*	5	RETLEN
2233	*		

NSMC      AN/UYK-7 (CP)  
Cp INSTRUCTION SET

\_HDCP == DOUBLE COMPLEMENT A, FMT IV A, F=70 3

REF  
PAGE \*\*\*\*\*  
\* 2235    1    CALL GET\_AREG(UA)+1, 32\_REG(21)  
2236    2    32\_REG(21) \*~ NOT. 32\_REG(21)  
2237    3    CALL PUT\_AREG(UA)+1, 32\_REG(21)  
2238    4    CALL \_HCP  
2239    5    RETRN  
\*\*\*\*\*

NSWC ANUH-7 (CP)  
CP INSTRUCTION SET

14 DEC 79 PAGE 127

-HORIE\_HA,-HAN,-HICP,-HANE), FMT IV A, F=71 0 THPU 71 3 E F=71 5

REF  
PAGE \*\*\*\*\*  
\* 2241 33 \* 1 CALL GET\_AREG(UA), 32\_REG(1)  
\* 2242 33 \* 2 CALL GET\_AREG(U5), 32\_REG(2)  
\* 2243 \* 3 DC CASE U(4);  
\* 2244 \* 4 101 LOGICAL SUM  
\* 2245 \* 5 32\_REG(1) := 32\_REG(1) + V. 32\_REG(2)  
\* 2246 \* 6 \V SUM  
\* 2247 \* 7 32\_REG(1) := 32\_REG(1) + 32\_REG(2) --ONES COMPLEMENT ADDITION.  
\* 2248 \* 8 UPDATE FIXED POINT OVERFLOW INDICATOR(LASR3,1)  
\* 2249 \* 9 \V DIFFERENCE  
\* 2250 \* 10 32\_REG(1) := 32\_REG(1) - 32\_REG(2) --ONES COMPLEMENT SUBTRACTION.  
\* 2251 \* 11 UPDATE FIXED POINT OVERFLOW INDICATOR(LASR3,1)  
\* 2252 \* 12 \V LOGICAL DIFFERENCE  
\* 2253 \* 13 32\_REG(1) := 32\_REG(1) .X. 32\_REG(2)  
\* 2254 \* 14 \V AND  
\* 2255 \* 15 32\_REG(1) := 32\_REG(1) .A. 32\_REG(2)  
\* 2256 \* 16 ENDIF --ENDCASE  
\* 2257 \* 17 CALL PUT\_AREG(UA), 32\_REG(1)  
\* 2258 \* 18 CALL HALFWORD\_TOGGLE  
\* 2259 \* 19 RETURN  
\*\*\*\*\*

NSWC

AN/U'K-7 (CP)  
CP INSTRUCTION SET

\_HM \*MULTIPLY REGISTER. FMT 1W A, F=74 0

14 DEC 79 PAGE 128

\*\*\*\*\*  
REF PAGE \*\*\*\*\*  
2261 \* 1 \* . A(U(A)) X A(U(B)) -> A(U(A)+1); A(U(A))  
2262 \* 2 \* CALL GET\_AREG (U(A)), 32\_REG(2) ..GET MULTIPLICAND.  
2263 \* 3 \* CALL GET\_AREG (U(B)), 32\_REG(1) ..GET MULTIPLIER.  
2264 \* 4 \* SIGN\_INDICATOR != 32\_REG(1)(31:1) \*X\* 32\_REG(2)(31:1) ..REMEMBER SIGN FOR RESULT.  
2265 \* 5 \* CALL DO\_MULTIPLY ..DO ACTUAL MULTIPLICATION  
2266 \* 6 \* JE SIGN\_INDICATOR ==NEGATIVE", THEN ==NEGATE ANSWER.  
2267 \* 7 \* REPEAT\_ACCUMULATOR ==NOT. REPEAT\_ACCUMULATOR  
2268 \* 8 \* 32\_REG(1) ==.NOT. 32\_REG(1)  
2269 \* 9 \* EBOLE  
2270 \* 9 \*  
2271 \* 10 \* CALL PUT\_AREG (U(A)+1, REPEAT\_ACCUMULATOR) ..STORE MOST SIGNIFICANT BITS  
2272 \* 11 \* CALL PUT\_AREG (U(A), 32\_REG(1)) ..STORE LEAST SIGNIFICANT BITS  
2273 \* 12 \* CALL HALFWORD\_TOGGLE  
2274 \* 13 \* RETURN  
\*\*\*\*\*

NSWC

N/UYK-7 (CP)  
CP INSTRUCTION SET

-MD ••DIVIDE REGISTER FMT IV A, F=74 1

P6F  
PAGE \*\*\*\*\*  
\* 1 \* ..(A(U(A+1)), A(U(A)) / A(U(C3)) -> A(U(C4)); REMAINDER -> A(U(A+1))  
2275 \* 2 CALL GET\_AREG(U(B)), 32\_REG(2); /\* GET DIVISOR.  
2277 \* 3 CALL GET\_AREG(U(A)), 64\_PEG(1){31|32}); /\* GET DIVIDEND.  
2278 \* 4 CALL GET\_AREG(U(A)+1, 64\_REG(1){63|32});  
2279 \* 5 CALL DO\_DIVIDE {64\_REG(1), 22\_REG(2)}; /\* DO ACTUAL DIVISION.  
2280 \* 5 CALL PUT\_AREG(U(A)+1, 64\_REG(1){63|32}); /\* STORE QUOTIENT.  
2281 \* 6 CALL PUT\_AREG(U(A)+1, 64\_PEG(1){31|32}); /\* STORE REMAINDER.  
2282 \* 7 CALL HALFWORD\_TOGGLE  
2283 \* 8 RETURN  
2284 \* 9 \*\*\*\*\*

NSWC  
AN/UYK-7 (CP)  
CP INSTRUCTION SET

14 DEC 79 PAGE 13C

\_HRT ..SQUARE ROOT FMT IV A F=74 2

REF PAGE \*\*\*\*\*

```
2286 * 1   ** THIS INSTRUCTION USES THE ALGORITHMS ON PAGE 445-452 OF THE UYK-7 LEARNER'S GUIDE
2286 * 2   ** (JANUARY 1973). UPON COMPLETION 32_REG(1) EQUALS THE SQUARE ROOT AND 64_REG(1) (63,32)
2286 * 3   CALL GET_AREG(1),61,64_REG(1)(31,32) **GET HIGH ORDER BITS OF RADICAND.
2290 * 4   IE 64_REG(1)(31,2) "UPPER 2 BITS OF RADICAND", THEN
2292 * 5   ASR(3,1) := 1 ..INDICATE OVERFLOW.
2293 * 6   ELSE
2294 * 7   ASR(3,1) := 0 ..CLEAR OVERFLOW.
2295 * 8   ENDIF
2296 * 9   64_PEG(1){63,32} := 0 ..INITIALIZE THE CURRENT RESIDUE.
2297 * 10  32_REG(1) := 0 ..INITIALIZE THE ROOT.
2298 * 11  CALL DO_SORT{64_REG(1), 32_REG(1)} ..WORK ON HIGH ORDER BITS OF THE RADICAND.
2299 * 12  **NOTE: DO_SQRT USES 32_REG(2) FOR SCRATCH.
2301 * 13  CALL GET_AREG(1), 64_PEG(1)(31,32) **GET LEAST SIGNIFICANT BITS RADICAND.
2302 * 14  CALL DO_SORT{64_REG(1), 32_REG(1)} ..WORK ON LOW BITS OF RADICAND.
2304 * 15  CALL DO_SORT{64_REG(1), 32_REG(1)} ..COMPENSATE FOR EXTRA SHIFT IN DO_SQRT.
2305 * 16  32_REG(1) = 32_PEG(1) * RL(1) ..STORE ROOT.
2306 * 16  CALL PUT_AREG(1), 32_REG(1) ..STORE ROOT.
2307 * 17  CALL PUT_AREG(1), 64_REG(1)(63,32) ..STORE RESIDUE.
2308 * 18  CALL HALFWORD_TOGGLE
2309 * 19  RETURN
*****
```

DC\_SORT (REF 64\_REG, REF 32\_REG)

REF PAGE \*\*\*\*\*  
2311 \* 1 COUNT := 16  
2312 \* 2 DO WHILE COUNT > 0  
2313 \* 3 64\_REG := 64\_REG .LL. 2 ..THE PARTIAL RADICAND (64\_REG(63,32)) IS FORMED BY SHIFTING THE  
2314 \* 4 CURRENT RESIDUE (64\_REG(63,32)) LEFT TWO BITS AND SUBSTITUTING TWO BITS FROM THE ORIGINAL  
2315 \* 5 ..RADICAND (64\_REG(31,32)). THE PARTIAL RADICAND (64\_REG(63,32)) MAY REQUIRE MORE THAN  
2316 \* 6 12 BITS TO EXPRESS.  
2317 \* 7 32\_REG := 32\_REG .LL. 1 ..SHIFT PARTIAL ROOT LEFT 1.  
2318 \* 8 32\_REG(2) := 32\_REG + 1 ..32\_REG(2) IS THE 32 BIT TRIAL ROOT EXTRACTOR.  
2319 \* 9 IF 32\_REG >= 32\_REG(2), THEN ..UNSIGNED 34 BIT COMPARE (DO BE SAFE).  
2320 \* 10 32\_REG := 32\_REG - 32\_REG(2) ..32\_REG NOW HAS THE NEW CURRENT RESIDUE.  
2321 \* 11 32\_REG(1,1) := 1 ..SET BIT IN ROOT.  
2322 \* 12 ENDIF  
2323 \* 13 COUNT := COUNT-1  
2324 \* 14 ENDDO  
2325 \* 15 RETURN  
\*\*\*\*\*

AN/UYK-7 (CP)  
CP INSTRUCTION SET

14 DEC 79 PAGE 132

\_HIB ::LOAD B(A) WITH B(B) FMT IV A, F=74 3

REF  
PAGE

```
*****  
*   * 1    --B(U(B)) -> B(U(A))  
*   * 2    CALL GET_REG(U(B), 32_REG(1))  
*   * 3    CALL GET_BREG(U(A), 32_REG(2))  
*   * 4    32_REG(2)(15) = 32_REG(1)(15)  
*   * 5    CALL PUT_BREG(U(A), 32_REG(2))  
*   * 6    CALL HALFWORD_TOGGLE  
*   * 7    RETURN  
*****
```

**NSWC**  
**AN/UYK-7 (CP)**  
**CP INSTRUCTION SET**

14 DEC 79 PAGE 133

\_HC ...COMPARE REGISTER, FMT IV A, F=74 4

REF	PAGE	CODE	COMMENT
2338	*	1	A[0] IS COMPARED TO A[0]) : SET ASR(2,2) "CD" ACCORDINGLY.
2339	*	2	CALL GET_AREG(A), 32_REG(1))
2340	*	3	CALL GET_AREG(A), 32_REG(2))
2341	*	4	CALL SET_CD132_REG(1), 32_REG(2))
2342	*	5	CALL HALFWORD_TOGGLE
2343	*	6	RETURN

NSMC            AN/UYK-7 (CP)  
              CP INSTRUCTION SET

14 DEC 79 PAGE 134

\_HCL \*\*COMPARE LIMITS, REGISTER FMT IV A, F=74 5

REF	PAGE	*****
2345	*	** A([A]+1) > A([B]) > A([A]) -> SET ASP(C,1) "OUTSIDE/WITHIN LIMITS.
2347	33 *	CALL GET_AREGI(A), 32_REG(2)
2348	33 *	CALL GET_AREGI(A), 32_REG(3)
2349	33 *	CALL GET_AREGI(B), 32_REG(1)
2350	30 *	CALL SET_C02(32_REG(1)), 32_REG(2), 32_REG(3))
2351	*	CALL HALFORD_TOGGLE
2352	*	RETURN
	*	*****

NSWC

AN/UYK-7 (CP)  
CP INSTRUCTION SET

14 DEC 79 PAGE 135

-HCR --COMPARE MASKED, REGISTER FMT IV A, F=74, 6

REF

PAGE \*\*\*\*\*

2354 \* 1 .. A(U(A)+1) -A. A(U(A)) IS COMPARED TO A(U(B)) ; SET ASR(2,2) =CD" ACCORDINGLY.  
2355 \* 2 CALL GET\_AREG(U(A), 32\_REG(1))  
2356 \* 3 CALL GET\_AREG(U(A)+1, 32\_REG(2))  
2357 \* 4 32\_REG(1) = 32\_REG(1) .AND. 32\_REG(2)  
2358 \* 5 CALL GET\_AREG(U(CB), 32\_REG(2))  
2359 \* 6 CALL SET\_CCL(32\_REG(1), 32\_REG(2))  
2360 \* 7 CALL HALFWRG\_TOGGLE  
2361 \* 8 RETURN  
2362 \* \*\*\*\*\*

NSWC      INUYK-7 (CP:  
              CP INSTRUCTION SET

14 DEC 79 PAGE 136

-HCB ==COMPARE B(U(8)) WITH B(U(A)) FMT IV A F=74 7

REF PAGE	1	2	3	4	5	6	7	8
2364	*	*	*	*	*	*	*	*
2366	34	34	34	34	29	29	29	29
2367	*	*	*	*	*	*	*	*
2368	*	*	*	*	*	*	*	*
2369	*	*	*	*	*	*	*	*
2370	*	*	*	*	*	*	*	*
2371	*	*	*	*	*	*	*	*
2372	*	*	*	*	*	*	*	*

\*      \* B(U(8))(15,16) IS COMPARED TO B(U(A))(15,16) ; SET ASR(2,2) "CD" ACCORDINGLY

CALL GET\_BREG(U(8), 32\_REG(1))  
CALL GET\_BREG(U(A), 32\_REG(2))  
32\_REG(1) = 32\_REG(1)(15)  
32\_REG(2) = 32\_REG(2)(15)  
CALL SET\_CD(32\_REG(1), 32\_REG(2))  
CALL HALFWORD\_TOGGLE  
RETURN

AN/UYK-7 (CCP)  
CP INSTRUCTION SET

14 DEC 79 PAGE 137

- HSIM --STAGE ICC MONITOR CLOCK IN A FPT IN A C=77 0

REF PAGE \*\*\*\*\*  
2374 \* 1 IF ASPLIS,6)=0 "TASK MODE", THEN \*\*PRIVILEGED INSTRUCTION.  
2375 \* 2 CALL GENERATE\_SYNCHRONOUS\_INTERRUPT (\*P=-1), PRIVILEGED INSTRUCTION!  
2377 \* 3 ..ABORT THE INSTRUCTION.  
2378 \* 4 ENDIE  
2379 \* 5 CALL CP11CC\_CLOCK\_COMMUNICATIONS  
2380 \* 6 SET Q\_BUS INTO 32\_REG(12)  
2381 \* 7 CALL PUT\_AREG(0), 32\_REG(21)  
2382 \* 8 CALL HALFWORD\_TOGGLE  
2383 \* 9 BEIUES  
\*\*\*\*\*

NSW-

AP/UYK-7 (CP)  
CP-INSTRUCTION SET

-HSTC --STORE REAL-TIME CLOCK IN A FPT IN A F-77 1

REF  
PAGE

2385	22	*	1	CALL CP/IOC_CLOCK_COMMUNICATIONS
2386	*	2	*	GET Q_BUS INTO 32_REG(12)
2387	36	*	3	CALL PUT_ARGUMENT, 32_REG(12)
2388	*	4	*	CALL HALFWORD_TOGGLE
2389	*	5	*	RETURNS

14 DEC 79 PAGE 138

NS=C  
AN/UTK-7 (CPI)  
C2 INSTRUCTION SET

16 DEC 79 PAGE 139

\_HPI(E\_HAI) ==>PREVEI((ALLO)) CLASS III INT. FMT IV A, F=77 & E F=77 5

REF

PAGE

```
*****  
* 1 AE ASR(19,4)=0 "TASK MODE", THEN **PRIVILEGED INSTRUCTION.  
* 2 CALL GENERATE_SYNCHRONOUS_INTERRUPT("P-1", "PRIVILEGED INSTRUCTION VIOLATION")  
* 3 .ABORT THE INSTRUCTION.  
* 4  
* 5 AE LCF(4) = 4 "HPI", T=EN  
* 6 ASR(12,1) := 1 ..LOCKOUT CLASS III INTERRUPTS.  
* 7 ELSE .."HAI"  
* 8 ASR(12,1) := 3 ..ENABLE CLASS III INTERRUPTS.  
* 9 ENDIF  
* 10 CALL HALFREQ_TOGGLE  
* 11 RETURN  
*****
```

NSMC AN/UYK-7 (CP)  
CP INSTRUCTION SET

14 DEC 79 PAGE 140

-H776 ..HALT AND WAIT AND WAIT FOR INTERRUPT FRT IV A F-77 6

REF

PAGE \*\*\*\*=  
2404 \* 1 IF ASPLG4=0 "TASK MODE", THEN ..PRIVILEGED INSTRUCTION.  
2405 \* 2 CALL GENERATE\_SYNCHRONOUS\_INTERRUPT"P=1", PRIVILEGED INSTRUCTION VIOLATION;  
2407 \* 3 ..ABORT THE INSTRUCTION.  
2403 \* 4 ENDIE  
2409 \* 5 JE .NOT. U(I), THEN ..HALT INSTRUCTION.  
2410 \* 6 STOP PROCESSING INSTRUCTIONS WITH STOP & INDICATOR SET  
2411 \* 7 ELSE ..HALT AND WAIT FOR INTERRUPT.  
2412 \* 8 STOP PROCESSING INSTRUCTIONS  
2413 \* 9 WAIT FOR AN ASYNCHRONOUS OR CP MONITOR CLOCK INTERRUPTION  
2414 \* 10 UPON INTERRUPT PROCESS IT AND CONTINUE WITH NEXT INSTRUCTION  
2415 \* 11 ENDIE  
2416 \* 12 CALL HALFWORD\_TOGGLE  
2417 \* 13 RETIEN  
\*\*\*\*\*

NSWC

AN/UYK-7 (CP)

16 DEC 79 PAGE 141

\*  
\* AN/UYK-7 CP EMULATION GLOSSARY \*  
\*  
\*\*\*\*\*

## AN/UYK-7 CP EMULATION STATUS/CONTROL INDICATORS

- \* 1 TO SUPPORT REENTRANCY ALL GLOBAL CONTROL VARIABLES ARE CONSIDERED  
2420 \* 2 TO BE ACCESSIBLE BY ALL PROCEDURES BUT CONTAINED WITHIN A WORK SPACE  
2421 \* 3 FOR A PARTICULAR EMULATOR.
- \* 4 CHARACTER\_ADDRESSING\_OVERRIDE - WHEN SET, CHARACTER ADDRESSING IS  
2422 \* 5 IN EFFECT. USED TO ACQUIRE CORRECT  
2423 \* 6 CHARACTER SPECIFICATION VALUES (I.E.  
2424 \* 7 -C, -P, AND -MASK) WHEN REPEATING  
2425 \* 8 INSTRUCTIONS USING CHARACTER ADDRESSING.  
2426 \* 9 CP\_MONITOR\_CLOCK\_INTERRUPT - WHEN SET, THE CP MONITOR CLOCK HAS GONE  
2427 \* 10 NEGATIVE AND THE ASSOCIATED CLASS II  
2428 \* 11 INTERRUPT IS HELD PENDING UNTIL PROCESSED.  
2429 \* 12 EXECUTE\_REMOTE\_IN\_PROGRESS - WHEN SET, AN INSTRUCTION IS BEING EXECUTED  
2430 \* 13 VIA THE XP (F-022) OR XPL (F-023)  
2431 \* 14 INSTRUCTION. USED TO SUPPRESS CHANGING OF  
2432 \* 15 THE ASP UPPER/LOWER HALF-WORD BIT WHEN A  
2433 \* 16 HALF-WORD INSTRUCTION IS EXECUTED VIA THE  
2434 \* 17 XP OR XPL INSTRUCTION.  
2435 \* 18 INSTRUCTION\_FORMAT\_INDICATOR - THIS INDICATOR CONTAINS THE FORMAT  
2436 \* 19 (I.E. I, II, III, IV) OF THE INSTRUCTION  
2437 \* 20 THAT IS CURRENTLY EXECUTING.  
2438 \* 21 INTERRUPT\_INTERRUPT - WHEN SET, AN INTERPROCESSOR INTERRUPT IS  
2439 \* 22 PENDING. THIS DATA STRUCTURE MUST RECEIVE  
2440 \* 23 THE CP ID OF THE PROCESSOR CAUSING THE  
2441 \* 24 INTERRUPT.  
2442 \* 25 INTERRUPT\_SCAN\_INHIBIT! - WHEN SET (I.E. BETWEEN EXECUTION OF  
2443 \* 26 TWO HALF-WORD INSTRUCTIONS AND DURING  
2444 \* 27 REPEATS OF CP REFERENCE INSTRUCTIONS  
2445 \* 28 (I.F.=54-57)), THE ASYNCHRONOUS INTERRUPT  
2446 \* 29 SCAN IS NOT PERFORMED. FURTHERMORE, THE  
2447 \* 30 MAIN LOOP LOGIC SUPPRESSES INTERRUPT  
2448 \* 31 SCANNING WHEN IN INTERRUPT MODE.  
2449 \* 32  
2450 \*  
2451 \*

## STATUS/CONTROL INDICATORS PAGE 2

2453	♦ 1	<b>MEMORY_STORE_INDICATOR</b>	- THIS INDICATOR IS SET WHEN AN INSTRUCTION
2454	♦ 2		- STOOPS A QUANTITY INTO MEMORY. THIS FACT,
2455	♦ 3		- IS REQUIRED FOR REPEAT TERMINATION LOGIC.
2456	♦ 4	<b>PSEUDO_BREAKPOINTS</b>	- WHEN SET, ALL BREAKPOINT REGISTERS WILL
2457	♦ 5		- BE ACTIVE (TOTAL OF 8), ELSE ONLY THE
2458	♦ 6		- EMULATED HARDWARE REGISTER WILL BE ACTIVE.
2459	♦ 7		NOTE, THE UYK-7 EMULATOR HAS EIGHT (8)
2460	♦ 8		BREAKPOINT REGISTERS. ONE REGISTER
2461	♦ 9		CORESPONDS TO THE ACTUAL HARDWARE
2462	♦ 10		BREAKPOINT REGISTER OF A REAL UYK-7 MACHINE.
2463	♦ 11		THE OTHER SEVEN (7) BREAKPOINT REGISTERS
2464	♦ 12		ARE CALLED PSEUDO BREAKPOINT REGISTERS AND
2465	♦ 13		ARE CONSIDERED EXTENSIONS TO THE UYK-7
2466	♦ 14		ARCHITECTURE. PSEUDO BREAKPOINTS ARE NOT
2467	♦ 15		ACCESSIBLE TO UYK-7 PROGRAMS.
2468	♦ 16	<b>REPEAT_IN_PROGRESS</b>	- WHEN SET, INSTRUCTION IS BEING REPEATED.
2469	♦ 17	<b>REPEAT_PENDING</b>	- SET BY EXECUTION OF A REPEAT INSTRUCTION.
2470	♦ 18		- REPEAT IS NOT IN PROGRESS UNTIL THE REPEATED
2471	♦ 19		- INSTRUCTION HAS BEEN Fetched FROM MEMORY.
2472	♦ 20	<b>SPR_CHECKS</b>	- WHEN SET, SOFTWARE PROTECTION REGISTER
2473	♦ 21		- CHECKS ARE ENABLED. SPR CHECKS ARE
2474	♦ 22		DISABLED WHEN CLASS II INTERRUPTS ARE
2475	♦ 23		LOCKED OUT. INTERRUPT BASE REGISTERS ARE
2476	♦ 24		SELECTED OR MEMORY LOCKOUT INHIBIT IS SET.
2477	♦ 25	<b>SPR_PRIVILEGED_INSTRUCTION</b>	- WHEN SET, ONE OF THE CONDITIONS CAUSING
2478	♦ 26		USE OF INDIRECT ADDRESSING WITH SPR{16,1}
2479	♦ 27		TO BE A PRIVILEGED OPERATION IS IN EFFECT.
2480	♦ 28		THESE CONDITIONS INCLUDE:
2481	♦ 29		(1) CERTAIN DOUBLE-WORD INSTRUCTIONS
2482	♦ 30		(ALL EXCEPT OS 4).
2483	♦ 31		(2) ALL REPEATED INSTRUCTIONS.
2484	♦ 32		(3) U(F) = 25 OR U(F) = 11.
2485	♦ 33		(4) ALL FORMAT III INSTRUCTIONS.

## AN/UYK-7 CP ARCHITECTURE DESCRIPTORS

2467	+ 1	<b>BREAKPOINT_REGISTER</b>	- CMR ADDRESS OF UYK-7 HARDWARE BREAKPOINT REGISTER (160).
2488	+ 2	<b>CMR</b>	- (CONTROL) MEMORY REGISTERS SECTION OF CP WHERE THE ADDRESSABLE REGISTERS ARE LOCATED.
2489	+ 3		INCLUDED ARE TASK AND INTERRUPT ACCUMULATORS, INDEX(8), AND BASE(8) REGISTERS. SP0S AND SP1S, THE AS0, CP MONITOR CLOCK AND BREAKPOINT REGISTER(L) AND ICW AND USW FOR EACH INTERRUPT LEVEL.
2490	+ 4		CMP LOCATION 10 IS UNASSIGNED BIT ADDRESSABLE BY PROGRAMS.
2491	+ 5		- MAIN MEMORY SUPPLYING 32-BIT WORD STORAGE.
2492	+ 6		- AMOUNT OF 32-BIT MAIN MEMORY (UP TO 256 K) AVAILABLE FOR USE BY CP
2493	+ 7		- 512 WORD NON-DESTRUCTIVE READ OUT MEMORY. USUALLY CONTAINS DIAGNOSTIC, BOOTSTRAP, RECOVERY AND INTERRUPT SWITCHES.
2494	+ 8		PROGRAMS.
2495	+ 9		
2496	+ 10		
2497	+ 11	<b>MAIN</b>	
2498	+ 12	<b>MEMCFT_LIMIT</b>	
2499	+ 13	<b>NDRG</b>	
2500	+ 14		
2501	+ 15		
2502	+ 16		
2503	+ 17		
2504	+ 18		
2505	+ 19		

## AN/UYK-7 CP MAINTENANCE PANEL SUPPORT

+-----+  
\* 1 **BUSSTOP\_SWITCH** - A 3-POSITION SWITCH (0,1,2) WHICH  
\* 2 SELLECTS AN MOPC STARTING ADDRESS.  
\* 3 -STEP - WHEN SET, THE EMULATOR SUSPENDS OPERATION  
\* 4 AT THE BEGINNING OF THE MAIN LOOP UNTIL  
\* 5 RESTITED. THIS CORRESPONDS TO THE MODE  
\* 6 SWITCH (E.E. SET -> INSTRUCTION MODE  
\* 7 AND CLEAR -> RUN MODE).  
\* 8 **STOP\_SWITCH** - SERIES OF THREE SWITCHES (NUMBERED  
\* 9 5,6,7) FOUND ON THE MAINTENANCE PANEL  
\* 10 WHICH ALLOW STOPPING UNDER PROGRAM CONTROL.  
\* 11 **JUMP\_SWITCH** - SERIES OF THREE SWITCHES (NUMBERED  
\* 12 1,2,3) FOUND IN THE MAINTENANCE PANEL  
\* 13 WHICH ALLOW BRANCHING UNDER PROGRAM CONTROL.  
\* 14  
\* 15  
\* 16  
\* 17  
\* 18  
\* 19

## AN/UYK-7 CP EMULATION INTERNAL REGISTER SUPPORT

2521	1	-C	- THE C DESIGNATOR FOR CHARACTER ADDRESSING
2522	2	-	- C FIELD OF LAST EXECUTED IAR.
2523	3	N	- THE MEMORY REFERENCE REGISTER. A 32 BIT REGISTER CONTAINING THE ADDRESS OF THE LAST MEMORY LOCATION REFERENCED.
2524	4		- THE CHARACTER MASK NEEDED TO ACQUIRE
2525	5		- 4 BITS FOR CHARACTER ADDRESSING.
2526	6	-MASK	- THE PROGRAM COUNTER REGISTER. A 20-BIT REGISTER WITH LOW ORDER 16 BITS (P10) FORMING A DISPLACEMENT THAT IS ADDED TO THE BASE REGISTER INDICATED BY BITS 19 THROUGH 17.
2527	7	P	BIT 16 IS UNUSED.
2528	8		- LEAST SIGNIFICANT BIT ADDRESS FOR CHARACTER ADDRESSING.
2529	9		- CONTAINS THE A & B FIELDS OF THE LAST REPEAT INSTRUCTION AS USED IN REPEAT TERMINATION LOGIC.
2530	10		- A 32-BIT WORKING REGISTER WHICH HOLDS A COPY OF THE APPROPRIATE ACCUMULATOR TO TESTED BY REPEAT TERMINATION LOGIC. IT IS THE RESPONSIBILITY OF EACH INSTRUCTION (WHERE APPLICABLE) TO ENSURE THE PROPER CONTENTS OF THIS REGISTER.
2531	11		- CONTAINS THE SY MODIFIER OF THE LAST REPEAT INSTRUCTION AS USED IN REPEAT TERMINATION LOGIC.
2532	12		- THE INSTRUCTION REGISTER. A 32-BIT REGISTER WHICH RECEIVES THE INSTRUCTION WORD FROM MEMORY AND PROVIDES THE CONTROL NECESSARY TO START EXECUTION OF THE INSTRUCTION. FIELDS (E.G. F1, F2, A, ETC.) ARE AS PER REPERTOIRE CARB.
2533	13		- LOWER 16 BITS OF U.
2534	14	-P	- UPPER 16 BITS OF U.
2535	15		
2536	16	REPEAT_AB	
2537	17		
2538	18		
2539	19		
2540	20		
2541	21		
2542	22		
2543	23		
2544	24		
2545	25	REPEAT_ST	
2546	26		
2547	27		
2548	28	U	
2549	29		
2550	30		
2551	31		
2552	32		
2553	33		
2554	34	UL	
2555	35	JU	
2556	36		
2557	37		NOTE: 32_REG IS A GENERIC TERM FOR A 32-BIT REGISTER. THIS DESIGN ASSURES 4 SUCH WORKING REGISTERS WHICH ARE REFERENCED AS 32_REG(1), ..., 32_REG(4). THESE REGISTERS DO NOT NECESSARILY CORRESPOND TO ANY SPECIFIC UYK-7 INTERNAL REGISTERS.
2558	38		REFERENCE PARAMETERS ARE INDICATED BY THE 'REF' CONSTRUCT IN THE SUBPROCEDURE DECLARATION. CHANGING A REFERENCE PARAMETER MODIFIES THE ARGUMENT IN THE CALLING ROUTINE.
2559	39		
2560	40		
2561	41		
2562	42		
2563	43		
2564	44		

NSWC

AN/UYSK-7 (CP)

14 DEC 79 PAGE 147

\*\*\*\*\*  
\* REFERENCES \*  
\*\*\*\*\*

## REFERENCES

- + 1. CAINE, FARBER, AND GORDON, "PROGRAM DESIGN LANGUAGE REFERENCE GUIDE", JULY 1975.
- + 2. NAVSHIPS 0967-051-6281, AN/UYK-7(V) COMPUTER SET, MARCH 1977.
- + 3. SPERRY UNIVAC, STUDY GUIDE FOR AN/UYK-7 COMPUTER MAINTENANCE COURSE VOLUMES 1, 2 & 3, JANUARY 1977.
- + 4. NAVSHIPS 0967-319-4012, TECHNICAL MANUAL FOR COMPUTER SET AN/UYK-7(V) VOLUMES 1 & 2, JANUARY 1974.
- + 5. SPERRY UNIVAC, STUDY GUIDE FOR AN/UYK-7 COMPUTER, VOLUME 1, MARCH 1973.

NSMC

AN/UYK-7 (CP)

14 DEC 79 PAGE 149

\*\*\*\*\*  
\* INDEX TO DATA ITEMS  
\* \*\*\*\*\*

NSWC

AN/UYK-7 (CP)  
INDEX TO DATA ITEMS

14 DEC 79 PAGE 149-001

## INDEX TO DATA ITEMS

## PAGE LINE TYPE

			NAME AND REFERENCES		
DI	ABS_ADDR	17	BPR_CHECK	11	17 28
DI	ACCUMULATOR_SIGN	96	DC_MULTIPLY	25	29
DI	AUTO_RECEIVER	8	INTERRUPT_SEQUENCE	19	
DI	A_DESIGNATOR	2E	UPDATEA_REPLACE	1	4 6
	33	GET_AREG	1	6	
	36	PUT_AREG	1	6	8 10
DI	A_MANTISSA	4D	FLOATING_ADD_SUBTRACT_HEADER	2	9 10 14 23
DI	BCDSTRAP_SWITCH	8	INTERRUPT_SEQUENCE	21	
DI	BREAKPOINT_REGISTER	17	BPR_CHECK	25	26 27 28
DI	B_DESIGNATOR	34	GET_BREG	2	6 7 11 13
	37	PUT_BREG	2	6	7 9 11
DI	CALL_REPLACE	92	_BZ	9	
DI	CHARACTER_ADDRESSING_OVERRIDE	4	I_SEQUENCE	17	

INDEX TO DATA ITEMS

PAGE	LINE	TYPE	NAME AND REFERENCES		
01			CHARACTER_ADDRESSING_OVERRIDE		
	14	BP_READ		12	
	15	NP_STORE		12	
	18	IA_SEQUENCE		12	
	38				
21		CHECK_TYPE			
	20	SPR_CHECK	9	14	15
31		CP_MONITOR_CLOCK_INTERRUPT			
	5	INTERRUPT_SCAN		10	13
01		DUR_C	13	JUMP_ADDRESS	
	7				
01		DUR_C1	13	JUMP_ADDRESS	
	7				
01		DUR_MASK	13	JUMP_ADDRESS	
	7				
01		DUR_P	13	JUMP_ADDRESS	
	7				
31		EXECUTE_REMOTE_IN_PROGRESS			
	4	I_SEQUENCE		16	
	25	HALFWORD_TOGGLE		5	
	55	_XR		17	
01		FLOATING_ADD_SIZE_HDR			
	65	_FA		1	
	66	_FAN		1	

INDEX TO DATA ITEMS

PAGE	LINE	TYPE	NAME AND REFERENCES
DI		FLUATINT_POINT-END	
	68	-FO	46
DI		GENERATE_SYNCHRONOUS_INTERRUPT	
	119	HSC_60	6
	120	HLC_61	6
DI		HALFWORD_TOGGLE	
	119	HSC_60	9
	120	HLC_61	9
	121	_HLC	16
	122	_HDLC	12
	123	_MSF	15
	124	_HDSE	16
	125	_HCP	4
	127	_HGR	18
	128	_HM	12
	129	_HD	8
	130	_HPT	10
	132	_HLB	6
	133	_HC	5
	134	_HCL	6
	135	_HCP	7
	136	_HCB	7
	137	_HSIM	6
	138	_HSTC	4

NSWC ANALYST-7 (CP)  
INDEX TO DATA ITEMS

INDEX TO DATA ITEMS

PAGE	LINE	TYPE	NAME AND REFERENCES
	136	-HPI	10
	140	-HT75	12
SI	INSTRUCTION_FORMAT_INDICATOR		
	4	I_SEQUENCE	20
SI	INSTRUCTION_FORMAT_INDICATOR		
	14	GP_READ	30
	16		
	15	GP_STORE	26
	17		
	55	-XF	26
	18		
SI	INTERPROCESSOR_INTERRUPT		
	5	INTERRUPT_SCAN	22
	19		
SI	INTERRUPT_SCAN_INITIAT		
	3	CP_MAIN_LOOP	28
	17		
	25		
	4	I_SEQUENCE	26
	26		
	6	REPEAT_SEQUENCE	32
SI	ICC		
	12	GET_ISC	12
	6		
	7		
EI	ICC_CLOCK_COMMUNICATIONS		
	137	-HSTM	5
	138	-HSTC	1
EI	JUMP_STOP		
	115	-J532	3
	4		
	9		
	28		
EI	JUMP_STOP		
	115	-J532	14

NSML AN/DYK-7 (CP)  
INDEX TO DATA ITEMS

INDEX TO DATA ITEMS

14 DEC 79 PAGE 169.005

PAGE	LINE	TYPE	NAME AND REFERENCES
	116	J533	15
DI	MAIN_MEMORY	19	MEMORY_READ 9 14
GI	MB_CARRY	66	DO_MULTIPLY 4 6
GI	MEMORY_STORE_INDICATOR	3	CP MAIN LOOP 13
	9	REPEAT_SEQUENCE	
	15	OP_STORE	25 26
	15		15
DI	M_DISPLACEMENT	13	JUMP_ADDRESS 3 9 11
	14	OP_READ	
	15	OP_STORE	4 7 10 10
DI	M_MANTISSA	40	FLOATING_ADD_SUBTRACT_HEADER 1 6 7 11 19
DI	OPERAND_DISPLACEMENT	13	JUMP_ADDRESS 5 7 9 9 11 14 15
	14	OP_READ	
	15	OP_STORE	7 7
	55	-XR	7 7
	105	-JEP	3 6
	106	-DJZ	2
	107	-DJNZ	2 7
	108	-FS1	2 13

NSWC AN/UYK-7 (CP)  
INDEX TO DATA ITEMS

14 DEC 79 PAGE 149-006

INDEX TO DATA ITEMS

PAGE	LINE	TYPE	NAME AND REFERENCES						
			109	-LBJ	10				
	110		-JBNZ	8					
	112		-JL	6	6				
	113		-J530	4	7				
	114		-J531	2	7				
	115		-J532	3	32				
	116		J533	24	27				
				2	23				
D1	OPERAND_S	13	JUMP_ADDRESS	4	7	12	15	16	17
	55		-XR	3	7				
	105		-JEP	2	16				
	106		-JJZ	2	7				
	107		-DJNZ	2	7				
	108		-FS1	2	7				
	109		-LBJ	2	13				
	110		-JBNZ	8	10				
	112		-JL	6	8				
	113		-J530	4	6				
	114		-J531	2	7				
	115		-J532	3	32				
	116		J533	24	27				
				2	23				
D1	OPERAND_CDISPLACEMENT	1C5	-JEP	16					

INDEX TO DATA ITEMS

PAGE	LINE	TYPE	NAME AND REFERENCES
DI	0_BUS	12	GET_ISC 8 10
		22	CPLIC_CLOCK_COMMUNICATIONS
		71	_AEI 8 9 10 11 12 13
		72	_LIM 9 11 12 13
		73	_IO 9 11 12 13
		137	_MSIM 14 15 16
		138	_MSTC 6 2
DI	PSEUDO_BREAKPOINTS	17	BPR_CHECK 7
DI	PSEUDO_BREAKPOINTS	17	BPR_CHECK 19
DI	F_POD	19	MEMORY_READ 5 11
DI	P_MODIFICATION	11	GENERATE_SYNCHRONOUS_INTERRUPT 4 44
	20	SPR_CHECK	10 18 24 30 34
DI	REPEAT_AB	9	REPEAT_SEQUENCE 8 19
	27	_REPLACE	5
	75	_RP	13
DI	REPEAT_ACCUMULATOR	9	REPEAT_SEQUENCE 20 21 22 23 25 26
	48	_JP	2 3 3 4

NS\*C ANU K-7 (CP)  
INDEX 1] DATA ITEMS

14 DEC 79 PAGE 149-008

INDEX TO DATA ITEMS

PAGE	LINE	TYPE	NAME AND REFERENCES
	49	-SC	3 4 4 5
	50	-MS	3 5 5 6
	51	-XDR	3 5 5 6
	52	-ALP	2 3 3 4
	53	-LP	1 4 4 6
	54	-CNT	3 5 5 8 12 14
	55	-SLP	2 6 6 10
	56	-SSUM	1 3 3 4
	57	-SGIF	1 3 3 9 10
	58	-TSF	2 ~3 3 9 10
	6G	-TSF	4 5 10 11
	67	-FM	
	76	-LA	14 15 16 17 21 24 26
	77	-LKB	1 2
	78	-LDIF	2 3
	79	-LNA	1 3 3 5
	80	-AA	2 3 3 5
	81	-LSUM	2 3 3 5
	82	-LNA	2 3 3 5
	83	-LM	1 2 3 3 5
	85	-AB	4 6 7
	86	-ANB	3 4 6 7
	87	-SB	2 3 3 4 ~
	88	-SA	2 3
	90	-SNA	2 3 3 ~

NSwC

ANFUK-7 (CP)  
INDEX TO DATA ITEMS

## INDEX TO DATA ITEMS

## PAGE LINE TYPE

## NAME AND REFERENCES

	91	_SN	1	2	3	3	5
	92	_BZ	3	5	7	9	
	93	_RA	1	4	6	6	9
	94	_PI	1	3	5	5	6
	95	_M	7	7	9		
	96	DO_MULTIPLY	4	9	12	13	16
			25	26	27	28	30
			45	48	49	50	52
	117	LCT	11	12			
	118	SCT	10	10	12		
	128	_HM	7	7	10		
DI		REPEAT_IN_PROGRESS					
	3	CP_MAIN_LOOP					
			12	21			
	4	I_SEQUENCE					
			23				
	5	INTERRUPT_SCAN					
			28	33			
	9	REPEAT_SEQUENCE					
			5	10	11	12	13
			26	31			
	11	GENERATE_SYNCHRONOUS_INTERRUPT					
			42				
	18	IA_SEQUENCE					
			29				
	27	_REPLACE					
			5				
	117	LCT					
	118	SCT	6	13			
			6	13			
DI		REPEAT_PENDING					
	4	I_SEQUENCE					
			21	24			32
	5	INTERRUPT_SCAN					
			33				
	11	GENERATE_SYNCHRONOUS_INTERRUPT					
			41				

AN/UTK-7 (CP)  
INDEX TO DATA ITEMS

## INDEX TO DATA ITEMS

PAGE	LINE	TYPE	NAME AND REFERENCES
			75    RP    12
DI	REPEAT_SY	9	REPEAT_SEQUENCE 3
		75	-RP    14
DI	RESUME_TYPE	19	MEMORY_READ 5    11
DI	ROUND_BIT	68	-FD    31    33
DI	SHIFT64_REG	122	-HDLC 6
DI	SHIFT_COUNT	24	GET_SHIFT_AMOUNT 3    5    9    12
		40	FLOATING_AGO_SUBTRACT_HEADER 17    16    19    21    22    23
		42	FLOATING_NORMALIZE 4    6    8    9    10
		121	-HLC 2    5    6    7
		122	-HDLC 2    6    7    8
		123	-HSF 3    5    7    8    9    13
		124	-HDSF 4    6    8    9    14
DI	SIGN_DIVIDEND	97	DU_DEVICE 10    26
DI	SIGN_IND	68	-FD 6    43
		97	DU_DIVIDE 5    23

NSWC AN/LYK-7 (CP)  
INDEX TO DATA ITEMS

14 DEC 79 PAGE 149.011

INDEX TO DATA ITEMS

PAGE LINE TYPE

PAGE	LINE	TYPE	NAME AND REFERENCES
01		SIGN_INDICATOR	
	67	-FM	6 23
	95	-H	4 6
	128	-HM	4 6
01		SPR_CHECKS	
	3	-CP MAIN LOOP	
	20	SPR_CHECK	8 10
	12		
01		SPR_PRIVILEGED_INSTRUCTION	
	4	I_SEQUENCE	18 25
	20	SPR_CHECK	16
	40	FLOATING_ADD_MINUS_HEADER	6
	59	-DS	1
	61	-DL	1
	62	-DA	1
	63	-DC	2
	67	-FM	3
	68	-FD	1
	77	-LXB	1
	89	-SX8	1
	105	-JEP	2
	106	-DJZ	1
	107	-DJNZ	1
	109	-FSI	1
	106	-LEJ	1

**AN/UYK-7 (CP)  
INDEX TO DATA ITEMS**

INDEX TO DATA ITEMS

PAGE	LINE	TYPE	NAME AND REFERENCES									
	110	-JBNZ	1									
	112	-JL	1									
	113	-JS30	1									
	114	-JS31	1									
	115	-JS32	2									
	116	JS33	1									
		STEP_SWITCH										
DI	115	-JS32	1C									
	116	JS33	1C									
		S_DESIGNATOR										
	01	OP_READ	14	6	11	19	20	22				
		OP_STORE	15	6	11	21	22	24				
		IA_SEQUENCE	18	2	7	9	11	13	18	20	22	24
		MEMORY_READ	19	4	7							
		DC_JUMP	23	3	5							
		ADD_S	32	2	7	6						
		GET_SREG	35	1	2	5	5	7	9			
		PUT_SREG	35	1	2	4	4	6	8			
		-IC	73	6	8	12						
		S_INFORMATION	21									
		SOP_CHECK	25	1A	1B	1C	1D	1E	1F	1G	1H	1I
		TYPE	27	EEB_CHECK	28	31	32	33	34	35	36	37

INDEX TO DATA ITEMS

PAGE LINE TYPE NAME AND REFERENCES

DI	UPDATE_REPLACE	93	_RA	9
		94	_RI	8
DI	16_REG	20	SPR_CHECK	
DI	18_REG	19	MEMORY_READ	
		2	7	
DI	32_REG	4	I_SEQUENCE	
		3	JUMP_ADDRESS	6
		14	16	17
	OP_READ	3	OP_READ	18
	OP_STORE	3	OP_STORE	24
		3	22	26
		27		31
	IA_SEQUENCE	10	IA_SEQUENCE	34
		11	10	35
	MEMORY_READ	10	MEMORY_READ	12
		3	8	13
	GET_SHIFT_AMOUNT	8	GET_SHIFT_AMOUNT	14
		9	9	11
	REPLACE_CHECK	3	REPLACE_CHECK	12
		5		
	REPLACE	1	REPLACE	
		4	4	
	UPDATE_REPLACE	3	UPDATE_REPLACE	
		6	6	
	ADD_S	5	ADD_S	
		8	8	
	GET_AREG	8	GET_AREG	
		9	9	
	GET_BREG	1	GET_BREG	
		4	4	
	GET_SREG	1	GET_SREG	
		4	4	
	PUT_AREG	1	PUT_AREG	
		3	3	
	PUT_BREG	1	PUT_BREG	
		4	4	
		1	1	
		6	6	
		9	9	
		11	11	
		13	13	

## INDEX TO DATA ITEMS

## PAGE LINE TYPE NAME AND REFERENCES

	308	PUI_SREG	1 3 6 8
40	FLOATING_ADD_SUBTRACT_HEADER	5 8 12 15 15	17 17 25
41	FLOATING_DUEPFLD <sub>b</sub>	3 6	
42	FLOATING_NORMALIZE	2 10 10	12
43	FLOATING_ROUND	2 10	
45	DIVIDE_COMPARE	2 3	4
48	_CR	1	3
49	_SC	1	2 4
50	_MS	1	2 4 4 5
51	_XOR	1	3
52	_ALP	2	3 4 4
53	_LLP	4	5 7 8
54	_CNT	1	5
55	_XR	6	7 8 12
56	_SLP	2	3
57	_SSUM	2	3
56	_SDIF	1	3
59	_DS	2	3 4 5
61	_DL	2	3 4 5
64	_LBMP	1	2 3 4 4 5 14 15 17
65	_FA	3	5 7 10 12
66	_FAN	3	5 7 10 12
67	_FH	2	3 4 5 6 6 7 6 9 10 13 13 13 14
68	_FD	2	3 4 6 7 9 11 14 14 15 19 27 32

INDEX TO DATA ITEMS

PAGE	LINE	TYPE	NAME AND REFERENCES			
	69	-XS	34	37	39	46
	70	-IPI	4	5		
	71	-AEI	6	9	10	11 15
	72	-LIP	8	9		
	73	-IG	8	9	9	11
	77	-LXB	9	10		
	78	-LDIF	4	5	5	6
	79	-ANA	1	3		
	80	-AA	1	3		
	81	-LSUM	1	3		
	84	-LB	2	3	4	5
	85	-AB	2	3	4	5
	86	-ANB	2	4	5	5
	89	-SAB	2	4	5	6
	92	-BZ	4	5	5	6
	93	-RA	1	5	7	10
	95	-R	2	4	6	
	96	DD_MULTIPLY	2	3	4	7
	97	DD_DIVIDE	1	1	3	7
	98	-D	1	1	6	10
	99	-BC	2	2	5	
	100	-CXI	3	3	3	
	101	-C	2	3	4	4

NSC AN/UYK-7 (CP)  
INDEX TO DATA ITEMS

14 DEC 79 PAGE 140-516

INDEX TO DATA ITEMS

PAGE LINE TYPE

PAGE	LINE	TYPE	NAME AND REFERENCES					
102	-CL	2	3	4	5	5	5	5
103	-CM	2	3	4	5	5	6	6
104	C6	2	3	4	4	5	6	6
105	-JEP	5	6	7	7	7	11	6
109	-L6J	5	6					
110	-JBNZ	5	6					
111	-JS	4						
112	-JL	1	2	3	4	5	5	6
113	-J532	8	10	11	13	13	14	
115	-J532	21	22	23				
117	LCT	2	4	4	6	12	14	16
118	SCT	2	4	4	6	10	14	16
119	HSC-60	2	4	4	6			
120	HLC-11	14	17	20	22	27		
120	HLC-61	13	15	18	21	25		
121	-HLC	15						
121	-HLC	3	5	6	7	9		
123	-HSF	1	2	3	5	9	10	
125	-HCP	1	2	2	3			
126	-HDACP	1	2	2	3			
127	-HCR	1	2	2	3			
128	-HM	15	15	17	5	7	7	
129	-HD	2	3	4	4	8	8	11
130	-HRT	2	5					
131	DG_SORT	2	10	11	12	14	15	16
132	-HLE	7	8	8	9	9	10	10
132	-HLE	2	3	4	4	5		
133	-HC	2	3	4	4			

**NSWC ANNUAL INDEX TO DATA ITEMS  
INDEX TO DATA ITEMS**

INDEX TO DATA ITEMS

PAGE	LINE	TYPE	NAME AND PREFERENCES	
			134	-HCL 2
			135	-HCM 2
			136	-HCB 2
			137	-HSIM 6
			138	-HSTC 2
DI	64_REG		41	FLOATIN 1
			42	FLOATIN 1
			43	FLOATIN 1
			65	DEVICE_1
			62	DA 1
			63	-DC 1
			65	-FA 1
			66	-FAN 1
			68	-FD 5
			97	...DO_DIVI 1 27
			98	-G 27
			106	-DJZ 3
			1G7	-DJNZ 4
			122	-MDLC 3
			124	-MUSF 1
			129	-HD 3
			13C	-HRT 2

NSWC ARI/LYR-7 (CP)  
INDEX TO DATA ITEMS

14 DEC 79 PAGE 149.018

INDEX TO DATA ITEMS

PAGE	LINE	TYPE	NAME AND REFERENCES				
			131	00_SORT	3	3	4
B1	38	PUT_SRREG	2	3			
	40	FLAGGING_ADD_SUBTRACT_HEADER	2				
C1	-CASE	_000	-F51	6			
	127	_HGR					
				3			
D1	-CLASS	5	INTERRUPT_SCAN		16	17	21
		6	INTERRUPT_SEQUENCE		12		34
	12	GET_ISC	4	6	7	8	9
		6					
	74	-IP	5	6	7		
E1	-CODE	5	INTERRUPT_SCAN				
	11	GENERATE_SYNCHRONOUS_INTERRUPT	8	11	17	20	27
	12	GET_ISC	6	24	25	25	26
		5					
F1	-CL	14	OP_READ				
		15	OP_STORE				
	19	LA_SEQUENCE					
G1	-DFCCDE	3	CP MAIN LOOP				
	55	-LG	20				
				19			

INDEX TO DATA ITEMS

PAGE	LINE	TYPE	NAME AND REFERENCES
DI		-DISPLACEMENT	23 DQ_JUMP 4 6
DI		-ENDCASE	127 -HOR 16
DI	-INTERRUPT	11 GENERATE_SYNCHRONOUS_INTERRUPT	5 7 13 23
DI	-ISC	8 INTERRUPT_SEQUENCE	5 7 19
EI	-JUMP	114 -J531	5 10 14 19 25 28 31
DI	-MASK	14 OP_READ	6 13 35
		15 OP_STORE	6 13
		18 IA_SEQUENCE	4 37
DI	-PATCH	115 -J532	2 11 15 19 26 28
		116 J533	3 12 16 20 22 24
DI	-NDRU	19 MEMORY_READ	8
CI	-NLP	53 -LLP	6
DI	-P	14 OP_READ	6 13 35
		15 OP_STORE	6 13

NS/C AN/URK-7 (CP)  
INDEX TO DATA ITEMS

INDEX TO DATA ITEMS

PAGE	LINE	TYPE	NAME AND REFERENCES
DI			18 IA_SEQUENCE 4 36
DI	_RNL_P	53	_LLP 6
DI	_STEP	3	CP MAIN LOOP 2 17 BPR_CHECK 30
DI	_WHILE	54	_CNT 4 105 _JEP 10
DI	_XRL	55	_XR 11 14

NSWC

AN/UYK-7 (CP)

14 DEC 79 PAGE 150

\*\*\*\*\*  
\* INDEX TO FLOW SEGMENTS \*  
\*\*\*\*\*

## INDEX TO FLOW SEGMENTS

PAGE	LINE	TYPE	NAME AND REFERENCES	
------	------	------	---------------------	--

32	FS	ADD_S	4	ISEQUENCE
			7	JUMP_ADDRESS
			16	
			14	OP_READ
			20	
			15	OP_STORE
			22	
			18	IASEQUENCE
			11	
			55	-XR
			7	
			73	-IO
			12	
			1111	-JS
			5	
			1112	-JL
			10	
17	FS	BPR_CHECK	4	ISEQUENCE
			9	
			13	JUMP_ADDRESS
			18	
			14	OP_READ
			21	
			15	OP_STORE
			23	
			16	IASEQUENCE
			12	
			55	-XP
			8	
			1111	-JS
			6	
			1112	-JL
			11	
104	FS	CG		
22	FS	CP/ICC_CLOCK_COMMUNICATIONS		
		137_HSIM	5	
		138_HSIC	1	

NSWC ANUYK-7 (CP)  
INDEX TO FLOW SEGMENTS

INDEX TO FLOW SEGMENTS

PAGE	LINE	TYPE	NAME AND REFERENCES	
3		FS	CP MAIN LOOP	
62		FS	DA	
45		FS	DIVIDE_COMPARE	
			68 _FD	15 19
			97 DO_DIVIDE	15
97		FS	DO_DIVIDE	98 -D 5
				129 -H0 5
23		FS	DO_JUMP	105 -JEP 16
				106 -DJZ 7
				107 -DJNZ 7
				108 -F51 13
				109 -LBJ 10
				110 -JBNZ 8
				113 -J530 7
				114 -J531 32
				115 -J532 27
				116 J533 23
96		FS	DO_MULTIPLY	67 -FM 14
				95 -H 5
				128 -HM 5

NS=C ANJUYK-7 (CPI)  
INDEX TC FLOW SEGMENTS

14 DEC 79 PAGE 150-003

INDEX TC FLOW SEGMENTS

PAGE LINE TYPE NAME AND REFERENCES

131	FS	DC_SORT	13C	_HRT	11	14
40	FS	FLOATING_ADD_SUBTRACT_HEADER				
42	FS	FLOATING_NORMALIZE	65	-FA		
			66	-FAN	7	
			66	-FAN	7	
41	FS	FLOATING_OVERFLOW	43	FLOATING_ROUND		
			65	-FA	10	
			66	-FAN	5	
			68	-FD	5	
			68	-FD	27	32
46	FS	FLOATING_POINT_END	65	-FA		
			66	-FAN	12	
			67	-FM	12	
			67	-FM	26	
43	FS	FLOATING_ROUND	65	-FA		
			66	-FAN	10	
			67	-FM	10	
			67	-FM	21	
11	FS	GENERATE_SYNCHRONOUS_INTERRUPT	17	BPF_CHECK	39	42
			18	IA_SEQUENCE	30	32
			19	MEMORY_READ	11	
			20	SPP_CHECK	18	24
					30	34

14 DEC 79 PAGE 150-004

ANSWER-7 (CP)  
INDEX TC FLOW SEGMENTS

INDEX TO FLOW SEGMENTS

PAGE	LINE	TYPE	NAME AND REFERENCES
			46 FLOATING_POINT_END
			10
	60	-TSF	2
	64	-LMP	11
	66	-FD	6
	69	-XS	12
	70	-IPI	6
	71	-AEI	2
	72	-LIP	14
	73	-IG	2
	74	-IK	17
	112	-JL	2
	115	-J532	17
	116	J533	5
	117	LCT	6
	118	SCT	7
	137	-HSIM	7
	139	-HPI	2
	140	-H776	2
33	FS	GET_AREG	
	24	GET_SHIFT_AMOUNT	
	11		
	40	FLOATING_ADD_SUBTRACT_HEADER	
	48	-CR	8
	49	-SC	2
	50	-PS	3
			3

INDEX TO FLOW SEGMENTS

PAGE	LINE	TYPE	NAME AND REFERENCES
	51		-XOR
	52		-ALP
	53		-LLP
	56		-SLP
	57		-SSUP
	58		-SDIF
	59		-DS
	62		-DA
	63		-DC
	65		-FA
	66		-FAN
	67		-FH
	68		-FD
	78		-LDIF
	79		-ANA
	80		-AA
	81		-LSUP
	88		-SA
	90		-SNA
	91		-SH
	93		-RA
	95		-R
	96		-D
	1C1		-C

INDEX TO FLOW SEGMENTS

PAGE	LINE	TYPE	NAME AND REFERENCES		
			102	-CL	3
	103	-CM	2	3	
	104	-CG	2	3	
	105	-JEP	3	5	
	106	-DJZ	5	6	
	107	-DJNZ	4	5	
	108	-FS1	4	5	
	120	-HLC-61			
	121	-HLC	13		
	122	-HDLC	3		
	123	-HSF	3	4	
	124	-HDSF	1		
	125	-HCP	1	2	
	126	-HDCP	1		
	127	-HCR	1	2	
	128	-HR	2	3	
	129	-HD	2	3	
	130	-HRI	3	13	
	133	-HC	2	3	
	134	-HCL	2	3	
	135	-HCP	2	3	
24	FS	SET-BSEG	24	SET-SHIFT-LAMENT	
				E	
				LBDP	
				3	

## INDEX TO FLOW SEGMENTS

PAGE	LINE	TYPE	NAME AND REFERENCES
	69	-XS	4
	70	-IPI	4
	71	-AEI	8
	72	-LIM	8
	73	-IO	8
	77	-LXB	9
	84	-LB	4
	85	-AB	3
	86	-ANB	3
	87	-SB	3
	89	-SXB	2
	100	-CXI	4
	110	-JBNZ	1
	111	-JS	2
	132	-SXB	1
	136	-HCB	2 3
12	FS	SET_IS	5 INTERRUPT_SCAN
24	FS	GET_SHIFT_AMOUNT	{ 6 17
		121	-HLC 2
		122	-HOLC 2
35	FS	GET_SREFS	{ 32 ADD-S 8

NS=C            AUYK-7 (CP)            INDEX TO FLCW SEGMENTS

14 DEC 79      PAGE 150-008

INDEX TO FLCW SEGMENTS

PAGE LINE TYPE NAME AND REFERENCES

25	FS	HALF-WORD_TOGGLE	
120	FS	HLC_61	
119	FS	HSC_60	
18	FS	IA_SEQUENCE	13 JUMP_ADDRESS
			7
		14 OP_READ	6
		15 OP_STORE	6
		69 -xs	2
		7C -IPI	6
		71 -AEI	6
		72 -LI	6
		73 -IO	6
		75 -RF	7
5	FS	INTERRUPT_SCAN	3 CP MAIN LOOP 18
6	FS	INTERRUPT_SEQUENCE	5 INTERRUPT_SCAN 34 11 GENERATE_SYNCHRONOUS_INTERRUPT 46
4	FS	I_SEQUENCE	3 CP MAIN LOOP 15
13	FS	JUMP_ADDRESS	55 -IR            3 105 -JEP            2 106 -DJZ            2

MSYC AM/UYK-7 (CP)  
INDEX TO FLOW SEGMENTS

14 DEC 70 PAGE 150-CG9

INDEX TO FLOW SEGMENTS

PAGE	LINE	TYPE	NAME AND REFERENCES	
14	107		-DJNZ	2
	108		-FS1	2
	109		-LBJ	8
	110		-JBWZ	6
	112		-JL	4
	113		-JS30	2
	114		-JS31	2
	115		-JS32	3
	116		-JS33	24
	116	FS	J533	2
117	FS	LCT		
14	FS	MEMORY_READ	4 I-SEQUENCE 12	
			13 JUMP_ADDRESS 17	
			14 OP_READ 22	
			15 OP_STORE 24	
			18 IA_SEQUENCE 13	
			55 _XR 12	
			112 _JL 13	
14	FS	OP_READ	4C FLAGGING_ADD_SUBTRACT_HEADER 4B -OP 5 6	
			49 -SC 1	
			50 -45 1	

NSWC

AN/UYK-7 (CP)  
INDEX TO FLOW SEGMENTS

INDEX TO FLOW SEGMENTS

PAGE	LINE	TYPE	NAME AND REFERENCES
	51	-XOR	1
	52	-ALP	1
	53	-LLP	3
	54	-CNT	2
	60	-TSF	4
	61	-DL	2
	62	-DA	2
	63	-DC	3
	64	-LBMP	6
	67	-FH	1
	68	-FD	2
	75	-IA	2
	77	-LXB	1
	78	-LCIF	2
	79	-ANA	1
	80	-AA	1
	81	-LSUM	1
	82	-INA	1
	83	-LM	1
	84	-LB	2
	85	-AB	2
	86	-ANS	2
	87	-SZ	2
	88	-PA	1

14 DEC 79 PAGE 150.010

NSWC

AN/UYK-7 (CP)  
INDEX TO FLOW SEGMENTS

INDEX TO FLOW SEGMENTS

PAGE	LIN#	TYPE	NAME AND REFERENCES
	94		_RI 1
	95		_R# 3
	96		_D 2
	100		-CXI 2
	101		1Q1 -C 3
	102		102 -CL 4
	1C3		_CM 4
	104		104 CG 4
	117		117 LCT 2
	11		
15	FS	DP_STORE	27 -REPLACE 8 11
			56 -SLP 4
			57 -SSUM 10
			58 -SDIF 10
			59 -DS 4 5
			60 -TSF 11
			67 -SB 4
			68 -SA 3
			69 -SNA 4
			91 -SH 5
			115 -J532 23
			118 SCI 12
36	FS	PUT_AREG	28 UPDATE_REPLACE 6

ANSI  
INDEX\_TC FILE SEGMENTS

INDEX\_TC FILE SEGMENTS

DATE	LINE	TYPE	NAME AND PREFERENCES
			40 FLOATING_ACD_SUBTRACT_HEADER
	25		
	46		FLOATING_POINT_END
	52	_LLP	7 E
	54	_CST	12
	54	_CST	10
	57	_LSUM	9
	58	_SDIF	9
	61	_DL	4 5
	62	_DA	17 19
	67	_FM	9 10
	7t	_IA	2
	77	_LXB	3
	78	_LGIF	5
	79	_ANA	5
	80	_AA	5
	81	_LSUM	5
	82	_LNA	3
	83	_LM	5
	95	_H	9 10
	96	_D	6 7
	119	HSC_60	27
	121	_HLC	9
	122	_HOLC	10 11
	123	_HSF	10 12
	124	_HCSF	10 11 14

MSWC

ANUWK-7 (CP)  
INDEX TO FLOW SEGMENTS

14 DEC 79 PAGE 150-013

INDEX TO FLOW SEGMENTS

PAGE	LINE	TYPE	NAME AND REFERENCES	
			125	-HCP 3
			126	-HDCP 3
			127	-HGR 3
			128	-HM 17
			129	-HD 10 11
			130	-HRT 6 7
			131	-HSIM 16 17
			132	-HSTC 7
			133	-HSTC 3
37	FS	PUT_BREG	77	-LXB 6
			84	-LB 6
			85	-AB 5
			86	-ANB 7
			89	-SAB 7
			100	-CKI 6
			109	-LBJ 7
			110	-JBNZ 5
			132	-HLB 5
38	FS	PUT_SRES		
5	FS	REPEAT_SEQUENCE	3	CP MAIN LOOP 22
26	FS	REPLACE_CHECK 26 UPDATE_REPLACE 7		

NSC

AN/UYA-7 (CP)  
INDEX TG FLOW SEGMENTS

INDEX TG FLOW SEGMENTS

PAGE	LINE	TYPE	NAME AND REFERENCES		
44		FS	ROUND_UP	68	-FD 34 39
118	FS	SCT			
29	FS	SET_CD1	101	-C	4
			103	-CM	6
			104	C6	6
			133	-HC	6
			135	-HCM	4
			136	-HCB	6
30	FS	SET_CD2	102	-CL	5
			134	-hit	5
20	FS	SPR_CHECK	4	I_SEQUENCE	
			13	JUMP_ADDRESS	
			15		
			14	OP_PREAD	
			15	JP_STORE	19
			16	IA_SEQUENCE	21
			55	-ZR	9
23	FS	UPDATEA_REPLACE	4		
			47	-SC	4
			50	-S2	5
					6

## INDEX TO FLOW SEGMENTS

PAGE	LINE	TYPE	NAME AND REFERENCES
80	FS		-AA
85	FS		-AB
71	FS		-AEI
52	FS		-ALP
79	FS		-ANA
86	FS		-AH8
99	FS		-BC
92	FS		-B7
101	FS		-C
102	FS		-CL
103	FS		-CH
54	FS		-CNT
100	FS		-CXI
98	FS		-D
63	FS		-DC
107	FS		-DJNZ
106	FS		-DZ
61	FS		-DL
59	FS		-DS
65	FS		-FA
			51 -XOR 4 52 -ALP 6 53 -LLP 14

INDEX TO FLOW SEGMENTS

PAGE	LINE	TYPE	NAME AND REFERENCES
66	FS		_FAN
68	FS		_FD
67	FS		_FH
108	FS		_FS1
133	FS		_HC
136	FS		_HCB
134	FS		_HCL
135	FS		_HCM
125	FS		_HCP
			126 _HDGP 4
129	FS		_HC
126	FS		_HDGP
122	FS		_HDLC
124	FS		_HDSF
132	FS		_HLB
121	FS		_HLC
128	FS		_HR
127	FS		_HOR
139	FS		_HPI
130	FS		_HRT
123	FS		_HSF
137	FS		_HSTN
138	FS		_HSTC

INDEX TO FLOW SEGMENTS

PAGE	LINE	TYPE	NAME AND REFERENCES
140	FS		-H776
73	FS		-ID
70	FS		-IPI
74	FS		-IR
110	FS		-JBNZ
105	FS		-JEP
112	FS		-JL
111	FS		-JS
113	=S		-J530
114	FS		-J531
115	FS		-J532
76	FS		-LA
84	FS		-LB
109	FS		-LBW
64	FS		-LBWP
78	FS		-LCIF
72	FS		-LIM
53	FS		-LLP
63	FS		-LM
82	FS		-LNA
81	FS		-LSUM
77	FS		-LXB
95	FS		-P

NSC

AN/UYK-7 (CP)  
INDEX TO FLOW SEGMENTS

INDEX TO FLOW SEGMENTS

PAGE	LINE	TYPE	NAME AND REFERENCES
50	FS	MS	
48	FS	-DR	
53	FS	-RA	
27	FS	-REPLACE	26 REPLACE_CHECK
94	FS	-RI	
75	FS	-RP	
88	FS	-SA	89 - SXB 3
87	FS	-SB	
49	FS	-SC	
56	FS	-SDIF	
56	FS	-SLP	
91	FS	-SM	
90	FS	-SNA	
57	FS	-SSUM	
84	FS	-SX8	
60	FS	-TSF	
51	FS	-XDR	
55	FS	-XP	
69	FS	-XS	

DISTRIBUTION

Defense Advanced Research Projects Agency  
1400 Wilson Boulevard  
Arlington, VA 22209  
ATTN: William Carlson

U.S. Naval Electronics Systems Command  
Washington, DC 20360  
ATTN: John Machado (Code 330)

Director  
U.S. Army TRADOC System Analysis Activity  
White Sands Missile Range, NM 88002  
ATTN: ATAA-SL (Technical Library)

Commander  
Naval Ocean Systems Center  
271 Catalina Boulevard  
San Diego, CA 92152  
ATTN: Russ Evers (Code 5200)

Defense Technical Information Center  
Cameron Station  
Alexandria, VA 22314

(12)

Defense Printing Service  
Washington Navy Yard  
Washington, DC 20374

Library of Congress  
Washington, DC 20540  
ATTN: Gift and Exchange Division

(4)

RADC/ISCA  
Griffiss Air Force Base  
Rome, NY 13441  
ATTN: Armand Vito

DMA/STP  
Bldg. 56, US Naval OBS  
Washington, DC 20305  
ATTN: Annette Kryziel

FCDBSA Dam Neck  
Virginia Beach, VA 23461  
ATTN: Cary D. Upshur (Code 6321)

(2)

FCDBSA Code 6  
San Diego, CA 92147

NAVSEC  
Code 6122  
Department of the Navy  
Washington, DC 20362  
ATTN: Joe Mallonee

NUSC  
Code 313  
New London, CONN 06320  
ATTN: Dr. Charles Arnold

NCR E&M--SD  
16550 W. Bernardo Dr.  
San Diego, CA 92127  
ATTN: Leslie Stevens  
Manager, Product Firmware

NANODATA  
6065 Madra Ave.  
San Diego, CA 92120  
ATTN: Robert C. Boe

NANODATA  
One Computer Park  
Buffalo, NY 14203

Sperry Univac  
Univac Park  
PO Box 3525  
St. Paul, MN 55165  
ATTN: Doug Wiedenman  
M.S. U2S17

SDC  
601 Caroline St.  
Fredericksburg, VA 22401

(2)

Hale Associates Research Corp.  
PO Box D.J.  
Stony Brook, NY 11790  
ATTN: John Hale

USC/Information Sciences Institute  
4676 Admiralty Way  
Marina Del Ray, CA 90291

Defense & Space Systems Group of TRW, Inc.  
One Space Park  
Redondo Beach, CA 90278  
ATTN: Barry Press

Naval Sea Systems Command  
Washington, DC 20362  
ATTN: Lowell Wood

GIDEP Operations Office  
Corona, CA 91720

Local:

E41	
K60	
K61 (Carroll Shelton, Henry Walker)	(2)
K70	
K71	
K74	(40)
N30 (R. Hein)	
N52 (Hubbard)	
X210	(6)
X211	(2)